MT88E45BNR1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> MT88E45BNR1

MT88E45BNR1: Description4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2); CategoryWireless rf/communication Telecom circuit; File Size508KB，30 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT88E45BNR1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MT88E45BNR1	-	-	View	Buy Now

MT88E45BNR1 Overview

4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)

MT88E45BNR1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Zarlink Semiconductor (Microsemi)
package instruction	SSOP,
Reach Compliance Code	compli
JESD-30 code	R-PDSO-G20
JESD-609 code	e3
length	7.2 mm
Humidity sensitivity level	3
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	2 mm
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	5.3 mm

Preview

Download Datasheet

View All

MT88E45

4-Wire Calling Number Identification

Circuit 2 (4-Wire CNIC2)

Data Sheet

Features

•

Compatible with:

•

Bellcore GR-30-CORE, SR-TSV-002476,

ANSI/TIA/EIA-716, TIA/EIA-777;

ETSI ETS 300 778-1 (FSK only variant) & -2;

BT (British Telecom) SIN227 & SIN242

Ordering Information

MT88E45BN

MT88E45BS

MT88E45BSR

MT88EBNR

MT88E45BN1

MT88E45BNR1

*Pb

20 Pin SSOP

20 Pin SOIC

20 Pin SSOP

20 Pin SSOP*

Free Matte Tin

Tubes

Tape & Reel

Tubes

Tape & Reel

August 2005

Bellcore ‘CPE Alerting Signal’ (CAS), ETSI ‘Dual

Tone Alerting Signal’ (DT-AS), BT Idle State and

Loop State ‘Tone Alert Signal’ detection

1200 baud Bell 202 and CCITT V.23 FSK

demodulation

Separate differential input amplifiers with

adjustable gain for Tip/Ring and telephone hybrid

or speech IC connections

Selectable 3-wire FSK data interface (bit stream

or 1 byte buffer)

Facility to monitor the stop bit for framing error

check

FSK Carrier detect status output

3 to 5V +/- 10% supply voltage

Uses 3.579545 MHz crystal or ceramic resonator

Low power CMOS with power down

•

-40°C to +85°C

•

Applications

•

Bellcore CID (Calling Identity Delivery) and

CIDCW (Calling Identity Delivery on Call Waiting)

telephones and adjuncts

ETSI, BT CLIP (Calling Line Identity Presentation)

and CLIP with Call Waiting telephones and

adjuncts

Fax and answering machines

Computer Telephony Integration (CTI) systems

•

FSKen+Tip/Ring CASen

IN1+

IN1-

GS1

IN2+

IN2-

GS2

REF

Bias

Generator

PWDN

Oscillator

Hybrid CASen

MODE

FSKen

PWDN

CASen

MODE

FSK

Bandpass

FSKen

CASen

2130Hz

Bandpass

2750Hz

Bandpass

Mux

Carrier

Detector

STD

Tone

Detection

Algorithm

Guard

Time

FSK

Demodulator

Data Timing

Recovery

DATA

DCLK

DR/STD

PWDN

Anti-Alias

Filter

PWDN

ST/GT

EST

Vdd

Vss

Control Bit

Decode

CASen

CB0 CB1 CB2

OSC1

OSC2

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

MT88E45

Pin Description

Pin # Name

DATA

Description

Data Sheet

3-wire FSK Interface Data (CMOS Output).

Mark frequency corresponds to logical 1. Space

frequency corresponds to logical 0.

In mode 0 (when the CB0 pin is logic low) the FSK serial bit stream is output to the DATA pin

directly.

In mode 1 (when the CB0 pin is logic high) the start bit is stripped off, the data byte and the trailing

stop bit are stored in a 9 bit buffer. At the end of each word signalled by the DR/STD pin, the

microcontroller should shift the byte out onto the DATA pin by applying 8 read pulses to the DCLK

pin. A 9th DCLK pulse will shift out the stop bit for framing error checking.

DR/STD

3-wire FSK Interface Data Ready/CAS Detection Delayed Steering (CMOS Output).

Active

low.

When FSK demodulation is enabled via the CB1 and CB2 pins this pin is the Data Ready output.

It denotes the end of a word. In both FSK interface modes 0 and 1, it is normally hi and goes low

for half a bit time at the end of a word. But in mode 1 if DCLK starts during DR low, the first rising

edge of the DCLK input will return DR to high. This feature allows an interrupt requested by a low

going DR to be cleared upon reading the first DATA bit.

When CAS detection is enabled via the CB1 and CB2 pins this pin is the Delayed Steering output.

It goes low to indicate that a time qualified CAS has been detected.

EST

CAS Detection Early Steering (CMOS Output).

Active high. This pin is the raw CAS detection

output. It goes high to indicate the presence of a signal meeting the CAS accept frequencies and

signal level. It is used in conjunction with the ST/GT pin and external components to time qualify

the detection to determine whether the signal is a real CAS.

ST/GT

CAS Detection Steering/Guard Time (CMOS Output/Analog Input).

It is used in conjunction

with the EST pin and external components to time qualify the detection to determine whether the

signal is a real CAS.

A voltage greater than V

TGt

at this pin causes the MT88E45B to indicate that a CAS has been

detected by asserting the DR/STD pin low. A voltage less than V

TGt

frees up the MT88E45B to

accept a new CAS and returns DR/STD to high.

Carrier Detect (CMOS Output).

Active low.

A logic low indicates that an FSK signal is present. A time hysteresis is provided to allow for

momentary signal discontinuity. The demodulated FSK data is ignored by the MT88E45B until

carrier detect has been activated.

Positive power supply.

Control Bit 1 (CMOS Input).

Together with CB2 this pin selects the MT88E45B’s functionality

between FSK demodulation, Tip/Ring CAS detection and Hybrid CAS detection.

When CB0 is high and CB1, CB2 are both low the MT88E45B is put into a power down state

consuming minimal power supply current. See Tables 1 and 2.

Control Bit 2 (CMOS Input).

Together with CB1 this pin selects the MT88E45B’s functionality

between FSK demodulation, Tip/Ring CAS detection and Hybrid CAS detection.

When CB0 is high and CB1, CB2 are both low the MT88E45B is put into a power down state

consuming minimal power supply current. See Tables 1 and 2.

Hybrid Gain Select (Output).

This is the output of the hybrid receive connection op-amp. The op-

amp should be used to connect the MT88E45B to the telephone hybrid or speech IC receive pair.

The hybrid receive signal can be amplified or attenuated at GS2 via selection of the feedback

resistor between GS2 and IN2-. When the CPE is off-hook CAS detection of the GS2 signal

should be enabled via the CB1 and CB2 pins. See Tables 1 and 2.

Hybrid Op-amp Inverting (Input).

Hybrid Op-amp Non-Inverting (Input).

Vdd

CB1

CB2

GS2

IN2-

IN2+

Zarlink Semiconductor Inc.

MT88E45BNR1 Related Products

	MT88E45BNR1	MT88EBNR	MT88E45BSR	MT88E45BS	MT88E45BN1	MT88E45BN
Description	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)	4-Wire Calling Number Identification Circuit 2 (4-Wire CNIC2)
Is it Rohs certified?	conform to	-	incompatible	incompatible	conform to	incompatible
Maker	Zarlink Semiconductor (Microsemi)	-	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)
package instruction	SSOP,	-	SOP, SOP20,.4	SOP, SOP20,.4	SSOP,	SSOP, SSOP20,.3
Reach Compliance Code	compli	-	compli	compli	compli	compli
JESD-30 code	R-PDSO-G20	-	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e3	-	e0	e0	e3	e0
length	7.2 mm	-	12.8 mm	12.8 mm	7.2 mm	7.2 mm
Humidity sensitivity level	3	-	1	1	3	1
Number of functions	1	-	1	1	1	1
Number of terminals	20	-	20	20	20	20
Maximum operating temperature	85 °C	-	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	-	SOP	SOP	SSOP	SSOP
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	-	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	-	240	240	260	240
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2 mm	-	2.65 mm	2.65 mm	2 mm	2 mm
Nominal supply voltage	3 V	-	3 V	3 V	3 V	3 V
surface mount	YES	-	YES	YES	YES	YES
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS
Telecom integrated circuit types	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT	-	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT	TELEPHONE CALLING NO IDENTIFICATION CIRCUIT
Temperature level	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	-	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	-	1.27 mm	1.27 mm	0.65 mm	0.65 mm
Terminal location	DUAL	-	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	-	30	30	30	30
width	5.3 mm	-	7.5 mm	7.5 mm	5.3 mm	5.3 mm

Recommended Resources

Dual audio decoding electronic circuit

Human hand sensor alarm circuit

Double-channel three-phase power supply automatic switching circuit circuit diagram

Intermittent operation control circuit

Universal signal generator using 8038

Computer motherboard circuit diagram 815 3_32

The sine wave output by OP37 as a follower is composed of many small sine waves.: As the title says, the follower circuit is very simple. The frequency I use is not high, 1V VPP, 2KHZ. Why is the output sine wave of poor quality? I enlarged the waveform and found that it is compose...; 扶摇- Analog electronics

A batch of STM32F103RBT6 10 packages in stock: [i=s]This post was last edited by horsway on 2021-11-25 10:22[/i]Model: STM32F103RBT6Brand: STPackage: LQFP-64_10x10x05PPacking: 960/packMain frequency (MAX) 72MHzOperating voltage 2V~3.6VRAM size 20K...; horsway Buy&Sell

Shaanxi Yanggong C8051F MCU Blog: Mobile phone: 13002928013 http://c8051fmcu.blog.sohu.com...; killer302vs Embedded System

【LPC54100】+MPU6050 IIC bus simulation program design: [align=left]对于LPC54102的IIC驱动还需要好好研究下，现在先使用io模拟IIC来测试MPU6050.[/align] [align=left][align=left][/align][align=left]#define SET_SCL_OUTPUTChip_GPIO_SetPinDIROutput(LPC_GPIO,0, 23)[/align][align=left]#def...; youzizhile NXP MCU

Lithium battery charging system solution based on MC9S08LL16/8: 1. Introduction to lithium batteries: 1. Overview of lithium batteries: Lithium batteries are a type of battery that uses lithium metal or lithium alloy as the negative electrode material and uses a n...; wkj Industrial Control Electronics

[Xiaomeige SoC] Generate preloader under win10 and report Failed to open gdrive/…/uboot-socfpga.tar.gz: [i=s]This post was last edited by Xiao Mei Ge on 2019-1-29 11:27[/i] When netizens who develop SoC follow Xiao Mei Ge's SoC development tutorial to develop SoC under Win10, they often encounter the pr...; 小梅哥 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components