• You can log in to your eeworld account to continue watching:
  • Embedded debugging technology A5.3_2
  • Login
  • Duration:31 minutes and 31 seconds
  • Date:2018/03/06
  • Uploader:老白菜
Introduction
Embedded systems overview. Familiarity with the experimental platform, embedded microprocessor architecture, embedded system hardware design, embedded system software structure design, basics of embedded Linux operating system, improvement of embedded Linux operating system, in-depth embedded Linux operating system, embedded Basics of WinCE operating system, improvement of WinCE operating system, in-depth WinCE operating system, embedded GUI, hardware description language, FPGA-based embedded design foundation, comprehensive innovation experiment and experience exchange, comprehensive innovation experiment and experience exchange

Unfold ↓

You Might Like

Recommended Posts

Regarding the STM32 of LQFP144, can it be drawn as a 2-layer board?
Regarding the STM32 of LQFP144, can it be drawn as a 2-layer board?1. I refer to some development boards, most of which are 4-layer. Of course, the board size is relatively small and uses 0603 package
z229586 stm32/stm8
The topic of the 4th National Undergraduate Electronic Design Competition (1999)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i]II. MissionI is taken from the output of the bridge measurement circuit. When R 1 = R 2 = R 3 = R 4 , V I = 0. When R 2 changes, a volt
maker Electronics Design Contest
Input impedance of microcontroller ADC
[size=4][color=#000000][backcolor=white]1.SAR type (successive approximation type) ADC, this type of ADC has a large internal resistance, generally more than 500K. Even for ADCs with low impedance, th
Jacktang Microcontroller MCU
I strongly support 430, a great MCU for study and work! ! ! Method
1Purchase relevant books and obtain information from the Hangzhou Lierda Company website and the TI website.2FETIf your financial situation is good, you can buy it directly.3FETTo make your own FET si
天道酬勤ljb Microcontroller MCU
Capacitive load reflection in the middle of PCB design routing
Many times, the PCB design routing will pass through vias, test point pads, short stub lines, etc., all of which have parasitic capacitance, which will inevitably affect the signal. The impact of the
ESD技术咨询 PCB Design
【Design tools】verilog_interview.pdf
I think it is still very good to share it
洪武元年 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号