Training

Location:Training / Electronic design from scratch / Seven-segment digital tube and logic control

You can log in to your eeworld account to continue watching：
Seven-segment digital tube and logic control
Login

Duration：16 minutes and 9 seconds
Date：2020/04/19

Uploader：抛砖引玉

Introduction

keywords： DIY Electronic Basics Zero-based

Electronic design starts from scratch, a real zero-based introduction to electronic design, an introductory video for electronics enthusiasts

You Might Like

Recommended Posts

NXP LPC1549@eeworld HID Application: First, here is an instruction document. It is well written. It was after reading it that I understood why the things in it had to be configured in this way. After I changed the parameter configuration; 我爱下载 NXP MCU

More LaunchPad videos and links (don’t miss them): LaunchPadWiki :www.ti.com/launchpadwiki-prLaunchPad tool folder:www.ti.com/launchpad-prMSP430 MCU Value Line： www.ti.com.cn/launchpad_value-prcnTI microcontroller product portfolio:www.ti.com.cn/launc; wuyanyanke Microcontroller MCU

Please help IAR compiler warning Warning[Pe014: IAR compiler warning Warning[Pe014]: extra text after expected end of preprocessing directive#ifndef INIT_SYS.H /*This is the warning line*/#define INIT_SYS.H Copy code; james2451 stm32/stm8

Interference of three-phase motor on circuit: :victory: Make a driver for the LCD screen. When the motor is not turned on, the display is normal and the icon flashes. Whenever the motor is started, the LCD display behaves like one with Alzheimer'; simonprince Analog electronics

Warmly celebrate the publication of forum member coyoo's new book "FPGA Design Practice Exercise". Follow the thread to discuss and you will have a chance to win the new book!: [size=3][font=微软雅黑]Warmly celebrate the publication of forum member coyoo’s new book “FPGA Design Practice Exercises”[/font]{:1_124:}[font=微软雅黑], a special post for the book club! Previous posts: [/fo; EEWORLD社区 FPGA/CPLD

JTAG debug mode exception handling: Appears during JTAG online debugging JLink Error: Can not read register XX (XXX) while CPU is running. Other debugging mode exceptions can also refer to the following analysis.Common problems: 1. In o; fish001 Microcontroller MCU

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号