• Duration:2 minutes and 44 seconds
  • Date:2014/11/13
  • Uploader:chenyy
Introduction
keywords: BLE Cypress PSoC4
It is a “do-it-all” system-on-a-chip that integrates an astonishing array of programmable analog and digital resources, CapSense touch sensing, and a low-power ARM-Cortex- M controller. This is the world’s only single-chip IoT solution. You have the power to create and control low-power sensor-based wireless systems with solutions.
Unfold ↓

You Might Like

Recommended Posts

What I felt when I worked with a group of analog circuit application design engineers who graduated in 1988
I saw a post and I'd like to share it with you all: [b][url=http://group.ednchina.com/GROUP_MES_14352_1221_29089_1.HTM]My experience working with a group of analog circuit application design engineers
wangfuchong Talking
Some urgent questions about sensors
Hello, sensor experts. I have searched for an hour on the Internet but have no clue. It may be my own fault. I don't know how to search. Then, I want to ask the experts to help me solve it. My major h
pengzai Sensor
Simulation Summary of Bidirectional Ports
Many beginners are stumped by the inout bidirectional port when writing testbench for simulation and verification. The simulator always prompts an error and cannot proceed. The following is my persona
eeleader FPGA/CPLD
Call for participation: Let's dissect the Stellaris routine together! (Co-learning project)
There is strength in numbers. Let's study together and get the routines of Stellaris bit by bit! It is often meaningless to study alone, and it is sometimes difficult to find someone to discuss with.
EEWORLD社区 Microcontroller MCU
Post a comment and confess your feelings to win a surprise gift for Chinese Valentine's Day!
[font=黑体][/font] [font=黑体][size=3][color=#000]Have you thought about what kind of surprise you will give your loved one on[/color][/size][b][size=4][color=#ff0000]Chinese Valentine's Day[/color][/size
eric_wang Talking
EEWORLD University Hall--Pan Wenming's Simple Design Method FPGA Timing Constraint Video
Pan Wenming's video on FPGA timing constraints for the simplest design method : https://training.eeworld.com.cn/course/4147
xuehua_12 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号