• Duration:9 minutes and 53 seconds
  • Date:2021/12/25
  • Uploader:桂花蒸
Introduction
keywords: ASIC Verilog
The "Programmable ASIC Design" course is a practical course focusing on the development of field programmable gate array (FPGA) device design methods. With the development of integrated circuits, programmable ASIC design has become a necessary means for experimental and practical courses on digital circuit systems and digital signal processing. The course study focuses on the development of the popular DE series motherboards at home and abroad. It teaches the internal resource structure of FPGA, carries out the study of Verilog HDL language, and uses EDA software such as QuartusII to carry out case study of digital logic circuits, signal processing and SOPC system design.

    The course focuses on the combination of circuit design practice and theory. Taking examples as the learning center, it will teach you step by step the hardware description language and FPGA design and development techniques, SOPC digital system and hardware acceleration development methods, and enhance the ability of innovative design and practical application.
Unfold ↓

You Might Like

Recommended Posts

Windows Mobile cancels automatic sleep problem
How to cancel the automatic sleep mode in Windows Mobile system?
zjgczx Embedded System
[National Technology N32G457 Review] 3. Create a new rt_thread project - Light up
1. Use RT-Thread Studio to create a new RT-Thread projectFill in the relevant information as shown in the figure and click Finish to generate the project2. After entering the main interface, you need
lugl4313820 Domestic Chip Exchange
Question: LM3S9B96 Ethernet sending function call problem
How do I use the EthernetPacketPut function? How do I set the parameters in it? I want to send an Ethernet packet of size 1214, but the FCS checksum is always 0000. I don't know why?
maqinglong Microcontroller MCU
Verilog -- inout test problem
verilog 的代码: module bi4b(q,dout,din,ctr1);parameter wide = 3; inout[wide:0] q; input ctr1; input[wide:0] din; output[wide:0] dout;wire[3:0] q,dout;assign dout = (!ctr1) ? q : 4'bz; assign q = (ctr1) ?
573481734 FPGA/CPLD
Large capacitors filter low frequencies, and small capacitors filter high frequencies?
Without understanding the characteristics of multiple LCR groups connected in series and then in parallel, and without sufficient ability to design multi-order LC filters and multi-stage LC traps, do
PowerAnts Analog electronics
Help: vxworks boot disk always fails
Please help me! After I inserted the boot disk, the monitor displayed: v1.6++++++++++++++++. After a few lines of plus signs, it stopped there. My target machine processor is p3, and the network card
dl_lvhaobo Real-time operating system RTOS

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号