• Duration:14 minutes and 6 seconds
  • Date:2021/12/25
  • Uploader:桂花蒸
Introduction
keywords: ASIC Verilog
The "Programmable ASIC Design" course is a practical course focusing on the development of field programmable gate array (FPGA) device design methods. With the development of integrated circuits, programmable ASIC design has become a necessary means for experimental and practical courses on digital circuit systems and digital signal processing. The course study focuses on the development of the popular DE series motherboards at home and abroad. It teaches the internal resource structure of FPGA, carries out the study of Verilog HDL language, and uses EDA software such as QuartusII to carry out case study of digital logic circuits, signal processing and SOPC system design.

    The course focuses on the combination of circuit design practice and theory. Taking examples as the learning center, it will teach you step by step the hardware description language and FPGA design and development techniques, SOPC digital system and hardware acceleration development methods, and enhance the ability of innovative design and practical application.
Unfold ↓

You Might Like

Recommended Posts

Relationship between position sensor and brushless DC motor
The position sensor is one of the three major parts of the brushless DC motor system and is also the main feature that distinguishes it from a brushless DC motor. Its function is to detect the positio
yaohongxia0903 Motor Drive Control(Motor Control)
Global Incandescent Lamp Ban Timeline
[align=left][color=#333333][font=] Australia[/font][/color][/align][color=#333333][font=][size=4] [/size][/font][/color] [color=#333333][font=][size=4] will stop production in 2009 and gradually ban t
qwqwqw2088 LED Zone
[Repost] New ideas for analyzing the principles of integral circuits
[align=left][color=rgb(25, 25, 25)][font="]Replacing the feedback resistor in the inverting amplifier with a capacitor will result in an integrating amplifier circuit as shown in Figure 1. Resistors s
皇华Ameya360 Power technology
EDMA3--LINK item in PARAM
The LINK address in PaRAM is the 16-bit offset address of PaRAM0. After the transfer corresponding to PaRAM is completed, the entire current PaRAM table (including the LINK address in the target PaRAM
Jacktang Microcontroller MCU
Live broadcast at 10 am today [TI's latest application of millimeter-wave radar in the automotive field]
[font=微软雅黑][size=4]This is the first live broadcast of TI's Embedded Processing Theme Live Broadcast Month. Yao Jun, a senior processor technical support engineer at TI, will explain the latest applic
EEWORLD社区 TI Technology Forum
Sitara ARM Processors AM335x Starter Kit Pre-order Q&A!
The Sitara ARM Processors AM335x Starter Kit group purchase will start at 2:00 pm today (Taobao group purchase starts at 2:05 pm). Are you ready? Group purchase page: [url=https://www.eeworld.com.cn/e
maylove DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号