• Duration:10 minutes and 25 seconds
  • Date:2021/12/25
  • Uploader:桂花蒸
Introduction
keywords: ASIC Verilog
The "Programmable ASIC Design" course is a practical course focusing on the development of field programmable gate array (FPGA) device design methods. With the development of integrated circuits, programmable ASIC design has become a necessary means for experimental and practical courses on digital circuit systems and digital signal processing. The course study focuses on the development of the popular DE series motherboards at home and abroad. It teaches the internal resource structure of FPGA, carries out the study of Verilog HDL language, and uses EDA software such as QuartusII to carry out case study of digital logic circuits, signal processing and SOPC system design.

    The course focuses on the combination of circuit design practice and theory. Taking examples as the learning center, it will teach you step by step the hardware description language and FPGA design and development techniques, SOPC digital system and hardware acceleration development methods, and enhance the ability of innovative design and practical application.
Unfold ↓

You Might Like

Recommended Posts

Master these skills to easily operate DC-DC circuits
DC-DC can always be seen in electronic products. Today, I will share some relevant knowledge points about DC-DC. Concept and characteristicsDC-DC refers to Direct Current. It is a device that converts
可乐zzZ MCU
Antenna Design Solutions for Next Generation Mobile Devices
Rapid innovation in next-generation mobile devices presents significant engineering challenges in antenna implementation. The key issue is that 5G phones typically have more than twice the RF path of
兰博 RF/Wirelessly
Plates and cooking pots. What on earth is it? You name it.
This is a set of cooking utensils with a very novel concept. Unlike traditional products, it does not adopt a relatively fixed model, but is designed as independent cooking plates. In fact, it uses th
xyh_521 Creative Market
USBCDC serial port——4 channels at the same time
[md]#####A while ago, I saw a post in the forum [Angry UART HUB]([url=https://en.eeworld.com/bbs/forum.php?mod=viewthread&tid=521417]https://en.eeworld.com/bbs/forum.php?mod=viewthread&tid=521417[/url
le062 Embedded System
About the connection between RAM and ROM in quartus2
When I was working on a RISC recently, the control part of the program could be compiled successfully, but when connecting to the external RAM and ROM, the following error would occur: Error: The pin
唐俊 FPGA/CPLD
TI ZStack-CC2530 historical version download
TI ZStack-CC2530 historical version download, here are several versions of CC2530 for your convenience. ZStack-CC2530-2.2.0-1.3.0: [url]http://yunpan.cn/QXHITIiNAxYxQ[/url] ZStack-CC2530-2.3.1-1.4.0:
yizedxl RF/Wirelessly

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号