• Duration:10 minutes and 3 seconds
  • Date:2021/12/25
  • Uploader:桂花蒸
Introduction
keywords: ASIC Verilog
The "Programmable ASIC Design" course is a practical course focusing on the development of field programmable gate array (FPGA) device design methods. With the development of integrated circuits, programmable ASIC design has become a necessary means for experimental and practical courses on digital circuit systems and digital signal processing. The course study focuses on the development of the popular DE series motherboards at home and abroad. It teaches the internal resource structure of FPGA, carries out the study of Verilog HDL language, and uses EDA software such as QuartusII to carry out case study of digital logic circuits, signal processing and SOPC system design.

    The course focuses on the combination of circuit design practice and theory. Taking examples as the learning center, it will teach you step by step the hardware description language and FPGA design and development techniques, SOPC digital system and hardware acceleration development methods, and enhance the ability of innovative design and practical application.
Unfold ↓

You Might Like

Recommended Posts

Embedded: These three elements of C language should be used well
As an embedded engineer, how can you write efficient and clear C language programs? Use C language thinking to construct the program structure · Have a good foundation in C language algorithms to impl
可乐zzZ Programming Basics
180V high power step-down
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]mk0007[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and ind
mk0007 Medical Electronics
Urgently hiring a senior engineer for embedded Linux development
Beijing Aidizhiruan Information Technology Co., Ltd. is urgently hiring a senior engineer for embedded Linux development. Work method: full-time. Work location: Beijing Shangdi Science and Technology
tiedollars Linux and Android
Touch screen calibration/hive registry permanent storage problem (1)
I am using au1200 cpu. My hardware has no network. I start it by burning the bootloader into nor flash and putting the kernel into the sd card. I am debugging the touch screen. The touch screen driver
skyairllly Embedded System
Vllink lite hardware design information
[i=s]This post was last edited by le062 on 2018-11-5 05:53[/i] The Vllink lite hardware made with GD32F350 is very simple: [list=1] [*]One SPI to implement SWD timing[*]Two SPI master-slave cooperatio
le062 GD32 MCU
On procedural issues
CapResult_H=0x0B; //*Data; //AD7747_Conversion_Result[1]; Data++; CapResult_M=0x70; //*Data; //AD7747_Conversion_Result[2]; Data++; ]; UartTX_Send_Byte(CapResult_H); UartTX_Send_Byte(CapResult_M); Uar
小兵小将 RF/Wirelessly

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号