Training

Location:Training / Embedded Development / DSP / Tongji University Digital Signal Processing Tutorial (72 lectures in total) / Lecture 62

You can log in to your eeworld account to continue watching：
Lecture 62
Login

Duration：39 minutes and 8 seconds
Date：2016/11/15

Uploader：量子阱

Introduction

keywords： DSP Digital Signal Processing Tutorial

The basic theory, basic concepts, basic analysis methods, algorithms, and designs of digital signal processing are systematically discussed. The course consists of four parts. The first part is the basic concepts of discrete time signals (sequences) and systems and the analysis methods and algorithms of time domain and frequency domain (including z-transform domain), including discrete Fourier transform and its fast algorithm, and digital signal processing of analog signals. Principles and methods; the second part is the basic concepts, theories, structures and design methods of various IIR and FIR digital filters; the third part is the basic theory of multi-sampling rate digital signal processing; the fourth part is the implementation of digital signal processing Limited word length effect.

The supporting textbook "Digital Signal Processing Tutorial" by Tsinghua University Press is written by Cheng Peiqing.

You Might Like

Recommended Posts

Sate210/Sate210-F DM9000 driver debugging experience under android/linux: [p=26, null, left][color=rgb(0, 0, 0)][font=Arial]// Topic: Finally I feel relieved and would like to share my experience of debugging the DM9000 driver under Sate210 android this week[/font][/color][; Wince.Android Embedded System

Notes on problems encountered and solutions when using MPLAB: 2011-09-09 14:45:44 | Category: Technology | Tags: processor types do| Font sizesubscription1. Error - processor types do not agree across all input files.SolutionThis error typically occurs when you; happde TI Technology Forum

What is FPGA: As a key device in the development of many products, FPGA has attracted much attention from all sides. You may have heard of FPGA, but not really understand it, or you may already know the existence o; giftFPGA FPGA/CPLD

【Help】The input signal of timer A: I want to use the capture mode. There is a sentence in the book:The input signal of timer A is selected by CCIx1 and CCIx0. The input signal can come from an external pin or an internal signal.But loo; cd0054115 Microcontroller MCU

Calculation method of commonly used second-order IIR filter coefficients: IIR filter is an infinite impulse response filter. Its advantages:1. It uses the standard design of analog prototype filtering, which is easy to understand.2. It can be implemented with low-level desi; eeleader FPGA/CPLD

Basic data types of raw os: [align=left]Basic data types must be considered in every cross-platform software design. The purpose of basic data types is mainly for portability. For example, how to write code that can be compiled; 凌海滨 Embedded System

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号