The EVALMASTERGAN1 evaluation board is an easy-to-use and quickly adaptable tool for evaluating the performance of MASTERGAN1, allowing for the rapid creation of new topologies without the need for a complete PCB design.
The EVALMASTERGAN1 provides an on-board programmable input dead time generator powered by a single VCC supply (6 V typical). The embedded linear regulator provides the 3.3 V rail to power low-voltage logic circuits such as microcontrollers or FPGAs.
Some space is provided to allow the panels to be customized to the final application requirements. These customizations include: using separate input signals or a single PWM signal; using external bootstrap diodes; providing separate supplies for VCC, PVCC, or Vbo; and using low-side shunt resistors for peak current mode topologies.
All pins of MASTERGAN1 are also accessible.
EVALMASTERGAN1 is a 56 x 70 mm width FR-4 PCB with R th(JA) of 35 °C/W and no forced convection.
Main features
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet