This board implements a 75 W SMPS reference design, tailored to the specifications of a typical hi-end portable computer power supply (adapter). The peculiarities of this design are the very high efficiency at light load and the excellent global efficiency for a two-stage architecture. The high efficiency at high load is achieved without using synchronized rectification at secondary side and therefore offers a very cost effective solution.
The circuit is made up of two stages: a front-end PFC using the L6563 and a flyback converter based on the L6566A. The CV/CC controller TSM1014 allows the correct current limitation on the secondary side. The flyback stage works as master and it is dedicated to controlling the circuit operation, including the standby and protections. Additionally, it switches the PFC stage on and off by means of a dedicated pin (VCC_PFC), therefore helping to achieve an excellent efficiency even at light load, with low complexity.
Efficiency during active load and light load operation are compliant with Energy Star® Eligibility Criteria for both external (EPA rev. 2.0 EPS) and computer integrated (EPA rev. 4.0 COMPUTERS) power supplies. In addition, this design is also compliant with the latest computer requirements.
Main features
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet