toothache

Bluetooth communication board based on BlueNRG-1

AEK-COM-BLEV1

Overview

The AEK-COM-BLEV1 evaluation board is based on the BlueNRG-1 low power Bluetooth^® smart system on chip, compliant with the Bluetooth^® specification.

The evaluation board can be connected to a microcontroller via a 12-pin or alternative 9-pin male connector for SPI, serial interface or I²C communication.
The BlueNRG-1 device is supplied with the network processor software loaded and ready to process Bluetooth commands. The software image (DTM_UART.hex) is available in the BlueNRG design kit.
The STSW-AEKBLE firmware provides a straightforward demonstration of the AEK-COM-BLEV1 board functionality used in conjunction with the AEK-MCU-C4MLIT1 evaluation board with microcontroller.

Main features

Based on the BlueNRG-1 Bluetooth low energy system on chip
Associated STSW-BLUENRG-DK (BlueNRG-1 development kit software package) including firmware and documentation
Up to +8 dBm available output power (at antenna connector)
Excellent receiver sensitivity (-88 dBm)
Very low power consumption: 7.7 mA RX and 8.2 mA TX at +0 dBm
Bluetooth^® low energy compliant: supports master, slave and simultaneous master-and-slave roles
New integrated balun BALF-NRG-02D3 which integrates a matching network and harmonics filter

3 user LEDs
JTAG debug connector
Pre-programmed as network processor
Board size: 60 x 40 mm.
Part of the AutoDevKit™ initiative
RoHS and WEEE compliant

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-23 08:37:00

Looking for a job
I have been in the industry for more than four years and can use Verilog and C language proficiently; I have two years of experience in FPGA and ARM development; I am familiar with common EDA tools; M
Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally
[i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th
I am using SPI to communicate between two LM3S9B96s, but the slave cannot receive any data.
I have attached the program for the master to send and the slave to receive. Could you please help me figure out where the problem is? Thanks in advance. SPI_rec_slave (slave receiving program)#includ
Hiring embedded software engineer
Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design,
Good luck on the college entrance examination! What suggestions do you have for candidates who are about to choose their majors and fill out their applications?
[font=微软雅黑][size=3]It's the annual college entrance examination time again. Are there any students who are about to take the college entrance examination? What words of encouragement do you want to sa
Directivity pattern of waveguide slot antenna
Does anyone know the formula for the directivity pattern of a waveguide slot antenna? Thank you in advance!

Datasheet More

Circuits More