Lemontree

Sequence signal detector based on verilog

 
Overview

Sequence signal detector based on verilog, paper and source code. Design a sequence signal detector with specific requirements: when the input code stream is detected to be 10011110 or 11011010, the output detection signal is 1, otherwise it is 0, and the number of detected code streams is output at the same time (the maximum count value can not exceed 255, otherwise The count overflow signal is given as 1. When verification is required, the input code stream comes from the Sequence.txt file. Use the system function to read it in testbench and write the output information to the Outcome.txt file. The output information includes when and which code. flow, how many times it is detected).

 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2025-06-23 06:41:22

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号