Sequence signal detector based on verilog, paper and source code. Design a sequence signal detector with specific requirements: when the input code stream is detected to be 10011110 or 11011010, the output detection signal is 1, otherwise it is 0, and the number of detected code streams is output at the same time (the maximum count value can not exceed 255, otherwise The count overflow signal is given as 1. When verification is required, the input code stream comes from the Sequence.txt file. Use the system function to read it in testbench and write the output information to the Outcome.txt file. The output information includes when and which code. flow, how many times it is detected).
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet