念慈菴

Ai Tomb Style No. 105-Five-way IP6505 fast charging dock

Overview

When the input voltage is within 35V, use the DC044 female socket to intervene;

There is a high current switch as the main switch,

The output voltage is between 3-12V, and the output current is within 4A;

Each independent output can output different fast charging protocols at the same time. It has a greater advantage for those backward designs with dual USB/triple USB outputs that use the same output circuit and cannot be fast charged at the same time;

Output power 100W maximum;

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-24 11:43:12

Clock source design of msp430
In the current project, we need to use the msp430 microcontroller as the control end, so we must first understand and analyze the clock source of the msp430. msp430 has a unified clock system. -FLL (F
Detailed analysis of the failure of LAN speed slowdown
It is inevitable that a computer network will fail. Network fault diagnosis is an important task of network management. Generally, when a network fails to communicate or cannot browse the Web, the fau
12864 LCD screen detection is busy with problems! ?
With font library, the controller is st7920, the busy detection is always unsuccessful, the DB port is connected to P0 #define LcdData P0 bit Check_Busy() { bit busy; RS = 0; RW = 1; E = 1; _nop_(); b
After adding the driver module written by ecos, other parts do not work properly
I am writing a USB driver for eCos. I want to call it myself in cyg_start, but I can't call it myself, even diag_printf() can't be used. Can you help me? Thank you. My approach is: 1. Write the conten
Can you guys help me figure out what this problem is?
Could you please help me understand what this problem is?Warning[Pe550]: varia××e "read_data" was set but never usedBut I use this variable below? ! ! !
Cyclone II Series FPGA Special Pins
1/1.I/O, ASDO It is a dedicated output pin in ASmode and can be used as an I/O pin in PSand JTAGmodes . In AS mode, this pin is the pin for CII to send control signals to the serial configuration chip

Datasheet More

Circuits More