Introduction:
Based on Gowin GW1NSR_4CQN48P, built-in CORTEX-M3 core, minimum system board test version, 5V_IN power supply
Features:
JTAG 4-hole outlet, suitable for JLINK+FPGA debugger (FT232HQ download)
25 idle PINs, all of which can be used as FPGA constraints, and some of them can be used as M3 core GPIOs
Friends who like Gowin FPGA, leave a message and let’s play together
00 Creation time: 2021-6-18 (michey98)
01 Update time: 2021-6-27 12:02:33 (michey98)
02 Update time: 2021-7-3 13:49:44, ready to use the second version, the interface is replaced with a golden finger slot version (michey98)
03 Update time: 2021-7-6 22:32:08, the first version failed to verify, the welding level was too low, various short circuits, components were replaced with 0805, the second version started (michey98)
04 Update time: 2021-7-7 08:15:11, preliminary drawing of the second edition (an_ye)
05 Update time: 2021-7-8 20:57:34, the second version is drawn (an_ye)
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet