Lemontree

GW1NSR_LV4CQN48P Gowin FPGA minimum system board

 
Overview

Introduction:

    Based on Gowin GW1NSR_4CQN48P, built-in CORTEX-M3 core, minimum system board test version, 5V_IN power supply

 

Features:

    JTAG 4-hole outlet, suitable for JLINK+FPGA debugger (FT232HQ download)

    25 idle PINs, all of which can be used as FPGA constraints, and some of them can be used as M3 core GPIOs

 

Friends who like Gowin FPGA, leave a message and let’s play together

00 Creation time: 2021-6-18 (michey98)

01 Update time: 2021-6-27 12:02:33 (michey98)

02 Update time: 2021-7-3 13:49:44, ready to use the second version, the interface is replaced with a golden finger slot version (michey98)

03 Update time: 2021-7-6 22:32:08, the first version failed to verify, the welding level was too low, various short circuits, components were replaced with 0805, the second version started (michey98)

04 Update time: 2021-7-7 08:15:11, preliminary drawing of the second edition (an_ye)

05 Update time: 2021-7-8 20:57:34, the second version is drawn (an_ye)

参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2025-06-19 19:10:56

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号