newrudeman

PCB ruler

Overview

On the front: a protractor with a 10° graduation, chip electrolytic capacitor package, E24 commonly used resistor value table, 0201~1812 packages and their corresponding maximum power, copper wire width corresponding to a FR-4 base material temperature rise of 10 degrees , and a drilling correspondence table.

The reverse side includes: LQFP, BGA, QFN, TSSOP, SOP, SOIC, SOD, SOT, SMA and a Type-C patch package.

Thanks!

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-23 08:40:36

Qorvo Launches New Highly Configurable, Compact PMIC Serving IoT and Space-Constrained Applications
The CT88420 has an input voltage range of 2.7 V to 5.5 V and provides two 4 A and two 2 A buck regulators, as well as two 400 mA LDOs. Regulator 1 and the LDO can be configured as load switches, and r
msp430g2553TACCTL0 cannot enter interrupt
Use launchpad to capture external pulses; TACTL is used as timing clock, and TACCTL0 captures pulses; but the capture interrupt can never be entered. The external pulse is provided by the signal gener
How should I deal with the warnings I encountered during QUARTUS simulation? Please continue to help me~~~~
1.Warning: Can't display state machine states -- register holding state machine bit "|times|t_state.t0" was synthesized away 2.Warning: Ignored node vector in source file. Cannot find corresponding no
Recruiting WinCE embedded engineers, hardware engineers
Our company is a newly established company with a strong market, but we are in need of a group of experienced, passionate and entrepreneurial technicians to join us. We will give developers great free
System Tasks in Verilog
I spent a long time looking at system tasks, but there is one thing I don't understand, which is what role does the system task play when simulating with Quartus? Can I comment out the system tasks in
Soft start circuit of switching power supply
Soft start circuit of switching power supplyThe input circuit of the switching power supply mostly adopts a rectifier plus capacitor filter circuit. At the moment of closing the input circuit, since t

Datasheet More

Circuits More