DTWAG

USB2TTL_CP2104

Overview

# USB chip/CP2104-F03-GMR verification scheme

**USB chip/CP2104-F03-GMR [Lichuang Mall link](https://item.szlcsc.com/48747.html)**
### PCB description
! [CP2104_T.png]

+ This project is a CP2104 verification solution board, which leads out all the IOs of CP2104 and can verify the ROM configuration of CP2104; the serial port IO is led out separately using 4pin headers. Nowadays, the use of Type-C interface is basically popular, so this design uses Type-C as the USB interface;
+ The four positioning holes of the board are suitable for M2 copper pillars. The distance between the center holes of the long side copper pillars is 30cm, and the distance between the center holes of the short side copper pillars is 30cm. Hole spacing 20cm;
+ More USB driver download links [CP2104 driver](https://www.silabs.com/products/development-tools/software/usb-to-uart-bridge-vcp-drivers)

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-05-21 14:13:57

Clock Constraint Problems of DC Integrated Frequency Division Circuit
The main clock is CLKA, which is 64M. Now we need to divide it by 4 and 8 to generate CLKB and CLKC as the clocks of other modules. How should we constrain CLKB and CLKC? create_generated_clock -name
Please send me your manuscripts, the more the better (Publishing)
If you have any manuscripts, please send them to me. The more the better. (Publishing) Our company is a well-known IT book planning and publishing company in the industry. We have many years of book p
Compare 11a, 11b, 11g and 11n to provide the differences between 11a, 11b, 11g and 11n, 802.11 standards
Compare 11a, 11b, 11g and 11n to provide the differences between 11a, 11b, 11g and 11n, 802.11 standards.802.11a Modulation scheme OFDM Data rates 6, 9, 12, 18, 24, 36, 48, 54 Mbps RF carrier 5GHz Ban
I want to choose embedded system, please give me some suggestions!
I am a freshman, majoring in software. I mainly studied English, basic computer applications, C language, C++, SQL SERVER2000, HTML, and numbers in my freshman year. My freshman year is almost over, a
[Share and Download] Reader E-book
[color=DeepLink]The first issue of "E-book" in 2007 is very good. I hope you like it! [/color]
Is the process of learning microcontroller painful?
The ultimate goal of learning MCU is of course practice. The learning I am talking about is different from the MCU learning in class. I have read some MCU textbooks before. Some textbooks talk about t

Datasheet More

Circuits More