|
The OP
Published on 2010-6-19 21:14
Only look at the author
This post is from FPGA/CPLD
Latest reply
Looking at your program, you probably want to eliminate S, but you have latched the f signal with the S edge trigger. The clearing of f is after the count reaches 9. It seems that you have not effectively eliminated the jitter. It is best The best way is not to latch the s signal, but just perform the if judgment directly every CLK.
Details
Published on 2010-12-13 21:07
| ||
|
Personal signature一个为理想不懈前进的人,一个永不言败人!
http://shop57496282.taobao.com/ 欢迎光临网上店铺! |
||
|
2
Published on 2010-6-20 16:29
Only look at the author
This post is from FPGA/CPLD
| ||
|
|
||
|
|
|
3
Published on 2010-6-21 09:46
Only look at the author
This post is from FPGA/CPLD
| ||
|
|
||
|
|
|
Sea_eeworld
Currently offline
|
4
Published on 2010-6-24 10:34
Only look at the author
This post is from FPGA/CPLD
| |
|
Personal signature快乐是一天,不快乐也是一天,为什么不天天快乐呢
|
||
|
|
|
baiyefengqi
Currently offline
|
5
Published on 2010-12-13 21:07
Only look at the author
This post is from FPGA/CPLD
| |
|
|
||
|
|
EEWorld Datasheet Technical Support
EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, Zhongguancun MOOC Times Building,
Block B, 18 Zhongguancun Street, Haidian District,
Beijing 100190, China
Tel:(010)82350740
Postcode:100190
京公网安备 11010802033920号

