Home > Basic Circuits > 555 low power consumption monostable circuit diagram

555 low power consumption monostable circuit diagram

Source: InternetPublisher:红水杯 Keywords: Low power consumption circuit diagram WIDTH Updated: 2021/07/05

As shown in the figure, the circuit includes a four-2 input NAND gate CD 4011 and a CMOS type 555, so the power consumption is extremely small whether it is static or during the output high level timing. Gate 3 and gate 4 of CD 4011 form an RS flip-flop. Since the entire circuit is a closed loop, the timing pulse width depends on the RC time constant, that is, Td=1.1R1C1.

555<strong><strong>Low Power Consumption</strong></strong>Monostable<strong><strong>Circuit Diagram</strong></strong>.jpgck="window.open(this.src)" alt="Click to see larger image" />

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号