EP3SL200F1517I4LN datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> EP3SL200F1517I4LN

EP3SL200F1517I4LN: DescriptionFPGA - Field Programmable Gate Array FPGA - Stratix III 8000 LABs 976 IOs; CategoryProgrammable logic devices Programmable logic; File Size191KB，16 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

EP3SL200F1517I4LN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	EP3SL200F1517I4LN	-	-	View	Buy Now

EP3SL200F1517I4LN Overview

FPGA - Field Programmable Gate Array FPGA - Stratix III 8000 LABs 976 IOs

EP3SL200F1517I4LN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
Parts packaging code	BGA
package instruction	LEAD FREE, FBGA-1517
Contacts	1517
Reach Compliance Code	not_compliant
ECCN code	3A001.A.7.A
Other features	IT CAN ALSO OPERATE FROM 1.05 TO 1.15V SUPPLY
maximum clock frequency	717 MHz
JESD-30 code	S-PBGA-B1517
JESD-609 code	e1
length	40 mm
Humidity sensitivity level	4
Number of entries	976
Number of logical units	200000
Output times	976
Number of terminals	1517
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1517,39X39,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	1.2/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.9 mm
Maximum supply voltage	0.94 V
Minimum supply voltage	0.86 V
Nominal supply voltage	0.9 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	40 mm

Preview

Download Datasheet

View All

1. Stratix III Device Family Overview

SIII51001-1.8

The Stratix

III family provides one of the most architecturally advanced,

high-performance, low-power FPGAs in the marketplace.

Stratix III FPGAs lower power consumption through Altera’s innovative

Programmable Power Technology, which provides the ability to turn on the

performance where needed and turn down the power consumption for blocks not in

use. Selectable Core Voltage and the latest in silicon process optimizations are also

employed to deliver the industry’s lowest power, high-performance FPGAs.

Specifically designed for ease of use and rapid system integration, the Stratix III

FPGA family offers two variants optimized to meet different application needs:

■

The Stratix III

family provides balanced logic, memory, and multiplier ratios for

mainstream applications.

The Stratix III

family is memory- and multiplier-rich for data-centric

applications.

■

Modular I/O banks with a common bank structure for vertical migration lend

efficiency and flexibility to the high-speed I/O. Package and die enhancements with

dynamic on-chip termination, output delay, and current strength control provide

best-in-class signal integrity.

Based on a 1.1-V, 65-nm all-layer copper SRAM process, the Stratix III family is a

programmable alternative to custom ASICs and programmable processors for

high-performance logic, digital signal processing (DSP), and embedded designs.

Stratix III devices include optional configuration bit stream security through volatile

or non-volatile 256-bit Advanced Encryption Standard (AES) encryption. Where

ultra-high reliability is required, Stratix III devices include automatic error detection

circuitry to detect data corruption by soft errors in the configuration random-access

memory (CRAM) and user memory cells.

Features Summary

Stratix III devices offer the following features:

■

48,000 to 338,000 equivalent logic elements (LEs) ( refer to

Table 1–1)

2,430 to 20,497 Kbits of enhanced TriMatrix memory consisting of three RAM

block sizes to implement true dual-port memory and FIFO buffers

High-speed DSP blocks provide dedicated implementation of 9×9, 12×12, 18×18,

and 36×36 multipliers (at up to 550 MHz), multiply-accumulate functions, and

finite impulse response (FIR) filters

I/O:GND:PWR ratio of 8:1:1 along with on-die and on-package decoupling for

robust signal integrity

Programmable Power Technology, which minimizes power while maximizing

device performance

■

Altera Corporation

Stratix III Device Handbook, Volume 1

Recommended Resources

Bi-phase clock signal generation circuit

Wiring a when the leakage protector in the TN system supplies a three-phase balanced load

Current expansion circuit diagram

555 low power timing switch circuit

MN6014/S infrared remote control transmitter circuit

Temperature control closed protection circuit

How can I download the Release version of the program?: I downloaded the Release version of the program during debugging, but an error occurred, saying that the format is incorrect and debugging cannot be performed. How can I download the Release version o...; subalada Microcontroller MCU

EEWORLD Forum 2014 Week 17 (April 21-April 27) Highlights: [font=微软雅黑][size=3]The following ranking is in no particular order. It is just a small review of the wonderful posts on the forum last week. The purpose is to help more netizens keep abreast of the mo...; eric_wang Integrated technical exchanges

【Child care machine】+ ESP32-S3-BOX+ESP32-S3-DevKitC-1 material unpacking and BOX basic demonstration: Preface: Thanks to EEWORLD for holding an event that gave me the opportunity to participate. From placing an order on June 17 to receiving the materials on July 3, it took half a month to ship from th...; lingxin_yuhe DigiKey Technology Zone

[Free trial of Pingtouge Bluetooth Mesh Gateway Development Kit] + nRF Mesh and Light Experiment (Part 2): [i=s]This post was last edited by damiaa on 2021-10-31 20:15[/i][Free trial of Pingtouge Bluetooth Mesh Gateway Development Kit] + nRF Mesh and light experimentDevices and NodesWhen a device becomes p...; damiaa RF/Wirelessly

CC2530 Design Data: I haven't been to the forum for a long time. I uploaded some heavyweight information.This is TI's design data for CC2530. It seems that many people use this material to make boards. The material inclu...; kouyu RF/Wirelessly

PCB learning: I have a junior high school degree and want to learn how to draw PCB. Is it better to learn by myself or to take a training class? I have been working as a hardware assistant in the automotive electro...; MK-yang PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components