EEWORLDEEWORLDEEWORLD

Part Number

Search

M7A3P1000-2FGG144

Description
FPGA - Field Programmable Gate Array ProASIC3
CategoryProgrammable logic devices    Programmable logic   
File Size306KB,8 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric Compare View All

M7A3P1000-2FGG144 Online Shopping

Suppliers Part Number Price MOQ In stock  
M7A3P1000-2FGG144 - - View Buy Now

M7A3P1000-2FGG144 Overview

FPGA - Field Programmable Gate Array ProASIC3

M7A3P1000-2FGG144 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionLBGA,
Reach Compliance Codecompliant
maximum clock frequency350 MHz
JESD-30 codeS-PBGA-B144
JESD-609 codee1
length13 mm
Humidity sensitivity level3
Configurable number of logic blocks24576
Equivalent number of gates1000000
Number of terminals144
Maximum operating temperature70 °C
Minimum operating temperature
organize24576 CLBS, 1000000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)260
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.55 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width13 mm
Base Number Matches1
CoreAhbSram
Product Summary
Intended Use
Provides an Advanced Microcontroller Bus
Architecture (AMBA) Advanced High-Performance
Bus (AHB) Interface to the Embedded SRAM Blocks
within Fusion, IGLOO
®
, IGLOOe, IGLOO PLUS,
ProASIC
®
3, ProASIC3E, and ProASIC3L devices
Core Verification
A Bus Functional Model (BFM) Scriplet File Is
Included with the Core. This File Contains
Commands which Exercise and Test the Core
during BFM-Based Simulation of Processor
Systems, which Instantiate the Core along with
One of Actel's ARM
®
-Based Processor Cores, such
as CoreMP7 or Cortex
TM
-M1.
Key Features
Implements Standard Slave AHB Bus Hardware
Interface
32-Bit Interface, Allowing Byte, Halfword, or Word
Accesses to SRAM
Ability to Logically Merge Multiple SRAM Blocks
into One Large Area of SRAM
Memory Size Can Be Configured from 2048 bytes
to 32768 bytes, in Steps of 2048 bytes
Contents
General Description ...................................................
Device Utilization and Performance ........................
I/O Signal Descriptions ...............................................
Generic/Parameter Descriptions ................................
Timing Diagrams ........................................................
Ordering Information ................................................
List of Changes ...........................................................
Datasheet Categories .................................................
1
1
2
2
3
3
3
4
Supported Device Families
Fusion
IGLOO, IGLOOe, IGLOO PLUS
ProASIC3, ProASIC3E, ProASIC3L
General Description
CoreAhbSram provides an AHB bus interface to the
embedded SRAM blocks within Fusion, IGLOO, IGLOOe,
IGLOO PLUS, ProASIC3, ProASIC3E, and ProASIC3L
devices. In these devices, software running on an AHB-
based microprocessor will be able to read and write the
embedded SRAM. Note that this datasheet focuses on
the operation of the CoreAhbSram and does not provide
detailed information on the structure or the behavior of
the Fusion, IGLOO, IGLOOe, IGLOO PLUS, ProASIC3L,
ProASIC3, or ProASIC3E SRAM. Refer to the
Fusion Family
of Mixed-Signal FPGAs,
IGLOO Low-Power Flash FPGAs
with Flash*Freeze Technology, IGLOOe Low-Power Flash
FPGAs with Flash*Freeze Technology, IGLOO PLUS Low-
Power Flash FPGAs with Flash*Freeze Technology,
or
Actel ProASIC3 FPGA,
datasheets for details on the
internal SRAM.
Core Deliverables
VHDL and Verilog Delivered as Plaintext or
Obfuscated RTL via Actel Libero
®
Integrated
Design Environment (IDE) Catalog Manager or
CoreConsole IP Deployment Platform
November 2008
© 2008 Actel Corporation
v 2 .2
1

M7A3P1000-2FGG144 Related Products

M7A3P1000-2FGG144 M7A3P1000-1FG256 M7A3P1000-2PQ208I M7A3P1000-2FG256I M7A3P1000-2FG144I M7A3P1000-2PQ208 M7A3P1000-2FG484 M7A3P1000-2FGG256 M7A3P1000-1FG144
Description FPGA - Field Programmable Gate Array ProASIC3 FPGA - Field Programmable Gate Array ProASIC3 FPGA - Field Programmable Gate Array ProASIC3 FPGA - Field Programmable Gate Array ProASIC3 Field Programmable Gate Array, 24576 CLBs, 1000000 Gates, 350MHz, CMOS, PQFP208, 28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, QFP-208 FPGA - Field Programmable Gate Array ProASIC3 FPGA - Field Programmable Gate Array ProASIC3 FPGA - Field Programmable Gate Array ProASIC3
Is it Rohs certified? conform to incompatible incompatible incompatible incompatible incompatible incompatible conform to incompatible
package instruction LBGA, BGA, 28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, QFP-208 BGA, LBGA, 28 X 28 MM, 3.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, QFP-208 BGA, BGA, LBGA,
Reach Compliance Code compliant unknown unknown unknown unknown unknown compliant compliant unknown
maximum clock frequency 350 MHz 350 MHz 350 MHz 350 MHz 350 MHz 350 MHz 350 MHz 350 MHz 350 MHz
JESD-30 code S-PBGA-B144 S-PBGA-B256 S-PQFP-G208 S-PBGA-B256 S-PBGA-B144 S-PQFP-G208 S-PBGA-B484 S-PBGA-B256 S-PBGA-B144
length 13 mm 17 mm 28 mm 17 mm 13 mm 28 mm 23 mm 17 mm 13 mm
Configurable number of logic blocks 24576 24576 24576 24576 24576 24576 24576 24576 24576
Equivalent number of gates 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000 1000000
Number of terminals 144 256 208 256 144 208 484 256 144
Maximum operating temperature 70 °C 70 °C 85 °C 85 °C 85 °C 70 °C 70 °C 70 °C 70 °C
organize 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES 24576 CLBS, 1000000 GATES
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LBGA BGA FQFP BGA LBGA FQFP BGA BGA LBGA
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY, LOW PROFILE GRID ARRAY FLATPACK, FINE PITCH GRID ARRAY GRID ARRAY, LOW PROFILE FLATPACK, FINE PITCH GRID ARRAY GRID ARRAY GRID ARRAY, LOW PROFILE
Programmable logic type FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.55 mm 1.8 mm 4.1 mm 1.7 mm 1.55 mm 4.1 mm 2.44 mm 1.8 mm 1.55 mm
Maximum supply voltage 1.575 V 1.575 V 1.575 V 1.575 V 1.575 V 1.575 V 1.575 V 1.575 V 1.575 V
Minimum supply voltage 1.425 V 1.425 V 1.425 V 1.425 V 1.425 V 1.425 V 1.425 V 1.425 V 1.425 V
Nominal supply voltage 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form BALL BALL GULL WING BALL BALL GULL WING BALL BALL BALL
Terminal pitch 1 mm 1 mm 0.5 mm 1 mm 1 mm 0.5 mm 1 mm 1 mm 1 mm
Terminal location BOTTOM BOTTOM QUAD BOTTOM BOTTOM QUAD BOTTOM BOTTOM BOTTOM
width 13 mm 17 mm 28 mm 17 mm 13 mm 28 mm 23 mm 17 mm 13 mm
JESD-609 code e1 - - - e0 e0 e0 e1 e0
Humidity sensitivity level 3 3 - 3 3 3 3 3 3
Peak Reflow Temperature (Celsius) 260 225 - 225 225 - 225 260 225
Terminal surface Tin/Silver/Copper (Sn/Ag/Cu) TIN LEAD/TIN LEAD SILVER - TIN LEAD/TIN LEAD SILVER Tin/Lead/Silver (Sn/Pb/Ag) TIN LEAD Tin/Lead (Sn/Pb) Tin/Silver/Copper (Sn/Ag/Cu) Tin/Lead/Silver (Sn/Pb/Ag)
Maximum time at peak reflow temperature 40 30 - 30 30 - 30 40 30
Maker - Microsemi Microsemi Microsemi Microsemi - - - Microsemi
[TI star product limited time purchase] + 77G radar
I wanted to research TI's 77G radar recently, and I saw that EEWORLD was having a discount, so of course I placed an order right away. This time I purchased the version with 1642 development board and...
ykykyykk Analogue and Mixed Signal
How do engineers celebrate Halloween?
[font=微软雅黑][size=4] I finished my meal at work last night at 8 o'clock. I walked to the subway entrance under the streetlight and saw a few foreign students wearing masks. I was almost scared to my kn...
eric_wang Talking
Serial communication, I don't know what went wrong
I use the MS Comm control, and there are two windows for receiving data and inputting sending data. The serial debugging assistant can receive the data I send, but my program cannot receive the data s...
adsl50681 Embedded System
Surface Wave Filters in RF Circuits
Radio frequency interference has always been the enemy of wireless communications, requiring designers to take drastic measures to keep it in check. With more and more frequency bands supported in eac...
btty038 RF/Wirelessly
[KW41 Competition Work Submission] Intelligent Wire Rope Electromagnetic Nondestructive Testing Sensor
[i=s]This post was last edited by bjemt on 2017-7-23 22:38[/i] [align=left][font=等线][color=#000000](1) Name of the work: Intelligent electromagnetic non-destructive testing sensor for wire rope[/color...
bjemt NXP MCU
Inductor selection issues
Hey guys, I have a question about inductor selection. As shown in the figure, after SENSOR_A_CTR3 (the charging circuit is not attached below), LC starts to oscillate, and SENSOR_A_IN directly enters ...
bingdongshijian Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1357  2263  1960  394  1557  28  46  40  8  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号