5962R9576501VXC datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R9576501VXC

5962R9576501VXC: DescriptionHCT SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14; Categorylogic logic; File Size220KB，6 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962R9576501VXC Overview

HCT SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14

5962R9576501VXC Parametric

Parameter Name	Attribute value
Parts packaging code	DFP
package instruction	DFP, FL14,.3
Contacts	14
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series	HCT
JESD-30 code	R-CDFP-F14
JESD-609 code	e4
length	9.525 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.004 A
Number of functions	3
Number of entries	3
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Prop。Delay @ Nom-Sup	24 ns
propagation delay (tpd)	24 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535 Class V
Maximum seat height	2.92 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
width	6.285 mm
Base Number Matches	1

Preview

Download Datasheet

View All

5962R9576501VXC Related Products

	5962R9576501VXC	5962R9576501VCC	HCTS10KMSH	HCTS10DMSH
Description	HCT SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14	HCT SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14, CERAMIC, DIP-14	IC,LOGIC GATE,3 3-INPUT NAND,CMOS, RAD HARD,FP,14PIN,CERAMIC	IC,LOGIC GATE,3 3-INPUT NAND,CMOS, RAD HARD,DIP,14PIN,CERAMIC
package instruction	DFP, FL14,.3	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3
Reach Compliance Code	unknown	unknown	not_compliant	not_compliant
JESD-30 code	R-CDFP-F14	R-CDIP-T14	R-XDFP-F14	R-XDIP-T14
JESD-609 code	e4	e4	e0	e0
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A
Number of terminals	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC	CERAMIC
encapsulated code	DFP	DIP	DFP	DIP
Encapsulate equivalent code	FL14,.3	DIP14,.3	FL14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	FLATPACK	IN-LINE
power supply	5 V	5 V	5 V	5 V
Prop。Delay @ Nom-Sup	24 ns	24 ns	26 ns	26 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	38535V;38534K;883S	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	GOLD	GOLD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
total dose	100k Rad(Si) V	100k Rad(Si) V	1M Rad(Si) V	1M Rad(Si) V

Recommended Resources

One of the stage thyristor dimming circuits

Different grounding system circuit diagrams for different power systems

MC34063 Buck Converter Circuit 02

Electronic relay phase failure protection circuit

Color TV sync machine

845E computer motherboard circuit diagram_61

Learn FPGA from Teacher Xia (8) The difference between reg and wire in Verilog: [flash]http://www.tudou.com/v/cz6jBcsFzSQ/v.swf[/flash]...; soso FPGA/CPLD

How to send a frame of data from low to high byte by byte?: After the data is framed, one frame contains 8 bytes, a total of 64 bits, fram[63 0]. Originally, it is sent from high to low, from fram[63] to fram[0] in order, and only one counter is needed. Now if...; scyshuier FPGA/CPLD

10 computer algorithms that can help you understand the Internet of Things: [color=rgb(153, 153, 153)][font=微软雅黑, "][size=13px] [/size][/font][/color][color=rgb(47, 47, 47)][font=微软雅黑][size=16px][color=rgb(51, 51, 51)][p=26, null, left][font="][size=14px]If you know something...; constant Robotics Development

P0 assignment problem: ORG 0000H LJMP START ORG 0040H START: MOV R7,#04H ;MOV R6,#0FEH ;MOV DPTR, #TAB ; LOOP:MOV A,R7MOVC A,@A+DPTR;MOV P2,#48H;MOVX @R0,A;MOV A,R6;MOV P2,#88H;MOVX @R0,A;RL A;MOV R6,A ;LCALL DELAY; DELAY: ...; feiyun 51mcu

EEWORLD University Hall----【Chinese and English subtitles】What are gravitational waves: 【Chinese and English subtitles】What are gravitational waves : https://training.eeworld.com.cn/course/3539...; 抛砖引玉 DIY/Open Source Hardware

Let’s show off our electronic antiques!: It's the end of the year, everyone should be packing up, right? Yesterday, when I was sorting boxes at home, I suddenly found a brand new IBM floppy drive and a box of brand new 3.5-inch floppy disks!...; taburiss001 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components