MT46H16M32LFBQ-5 AAT:C TR datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> Dynamic random access memory> MT46H16M32LFBQ-5 AAT:C TR

MT46H16M32LFBQ-5 AAT:C TR: DescriptionDynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA; Categorysemiconductor Memory IC Dynamic random access memory; File Size5MB，99 Pages; ManufacturerMicron; Websitehttp://www.micron.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT46H16M32LFBQ-5 AAT:C TR Overview

Dynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA

MT46H16M32LFBQ-5 AAT:C TR Parametric

Parameter Name	Attribute value
Maker	Micron
Product Category	dynamic random access memory
type	SDRAM Mobile - LPDDR1
Data bus width	32 bit
organize	16 M x 32
Package/box	VFBGA-90
storage	512 Mbit
maximum clock frequency	200 MHz
interview time	5 ns
Supply voltage - max.	1.95 V
Supply voltage - min.	1.7 V
Supply current—max.	70 mA
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 105 C
series	MT46H
Encapsulation	Cut Tape
Encapsulation	MouseReel
Encapsulation	Reel
Installation style	SMD/SMT
Factory packaging quantity	1000

Preview

Download Datasheet

View All

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Automotive LPDDR SDRAM

MT46H32M16LF – 8 Meg x 16 x 4 banks

MT46H16M32LF – 4 Meg x 32 x 4 banks

MT46H16M32LG – 4 Meg x 32 x 4 banks

Features

• V

DDQ

= 1.70–1.95V

• Bidirectional data strobe per byte of data (DQS)

• Internal, pipelined double data rate (DDR)

architecture; two data accesses per clock cycle

• Differential clock inputs (CK and CK#)

• Commands entered on each positive CK edge

• DQS edge-aligned with data for READs; center-

aligned with data for WRITEs

• 4 internal banks for concurrent operation

• Data masks (DM) for masking write data; one mask

per byte

• Programmable burst lengths (BL): 2, 4, 8, or 16

• Concurrent auto precharge option is supported

• Auto refresh and self refresh modes

• 1.8V LVCMOS-compatible inputs

• Temperature-compensated self refresh (TCSR)

• Partial-array self refresh (PASR)

• Deep power-down (DPD)

• Status read register (SRR)

• Selectable output drive strength (DS)

• Clock stop capability

• 64ms refresh, 32ms for automotive temperature

Table 1: Key Timing Parameters (CL = 3)

Speed Grade

-5

-6

Clock Rate

200 MHz

166 MHz

Access Time

5.0ns

Options

• V

DDQ

– 1.8V/1.8V

• Configuration

– 32 Meg x 16 (8 Meg x 16 x 4 banks)

– 16 Meg x 32 (4 Meg x 32 x 4 banks)

• Addressing

– JEDEC-standard addressing

• Plastic "green" package

– 60-ball VFBGA (8mm x 9mm)

– 90-ball VFBGA (8mm x 13mm)

• Timing – cycle time

– 5ns @ CL = 3 (200 MHz)

– 6ns @ CL = 3 (166 MHz)

• Power

– Standard I

DD2

DD6

– Low-power I

DD2

DD6

• Product certification

– Automotive

• Operating temperature range

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

• Design revision

Notes:

Marking

32M16

16M32

-5

-6

None

1. Only available for x16 configuration.

2. Only available for x32 configuration.

09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. E 05/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Contents

Important Notes and Warnings ......................................................................................................................... 8

General Description ......................................................................................................................................... 8

Functional Block Diagrams ............................................................................................................................. 10

Ball Assignments ............................................................................................................................................ 12

Ball Descriptions ............................................................................................................................................ 14

Package Dimensions ....................................................................................................................................... 16

Electrical Specifications .................................................................................................................................. 18

Electrical Specifications – I

Parameters ........................................................................................................ 22

Electrical Specifications – AC Operating Conditions ......................................................................................... 28

Output Drive Characteristics ........................................................................................................................... 33

Functional Description ................................................................................................................................... 36

Commands .................................................................................................................................................... 37

DESELECT ................................................................................................................................................. 38

NO OPERATION ......................................................................................................................................... 38

LOAD MODE REGISTER ............................................................................................................................. 38

ACTIVE ...................................................................................................................................................... 38

READ ......................................................................................................................................................... 39

WRITE ....................................................................................................................................................... 40

PRECHARGE .............................................................................................................................................. 41

BURST TERMINATE ................................................................................................................................... 42

AUTO REFRESH ......................................................................................................................................... 42

SELF REFRESH ........................................................................................................................................... 43

DEEP POWER-DOWN ................................................................................................................................. 43

Truth Tables ................................................................................................................................................... 44

State Diagram ................................................................................................................................................ 49

Initialization .................................................................................................................................................. 50

Standard Mode Register .................................................................................................................................. 53

Burst Length .............................................................................................................................................. 54

Burst Type .................................................................................................................................................. 54

CAS Latency ............................................................................................................................................... 55

Operating Mode ......................................................................................................................................... 56

Extended Mode Register ................................................................................................................................. 57

Temperature-Compensated Self Refresh ...................................................................................................... 57

Partial-Array Self Refresh ............................................................................................................................ 58

Output Drive Strength ................................................................................................................................ 58

Status Read Register ....................................................................................................................................... 59

Bank/Row Activation ...................................................................................................................................... 61

READ Operation ............................................................................................................................................. 62

WRITE Operation ........................................................................................................................................... 73

PRECHARGE Operation .................................................................................................................................. 85

Auto Precharge ............................................................................................................................................... 85

Concurrent Auto Precharge ......................................................................................................................... 85

AUTO REFRESH Operation ............................................................................................................................. 91

SELF REFRESH Operation ............................................................................................................................... 92

Power-Down .................................................................................................................................................. 94

Deep Power-Down ..................................................................................................................................... 95

Clock Change Frequency ................................................................................................................................ 97

Revision History ............................................................................................................................................. 98

Rev. E – 05/18 ............................................................................................................................................. 98

Rev. D – 02/14 ............................................................................................................................................. 98

09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. E 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

List of Figures

Figure 1: 512Mb Mobile LPDDR Part Numbering .............................................................................................. 2

Figure 2: Functional Block Diagram (x16) ....................................................................................................... 10

Figure 3: Functional Block Diagram (x32) ....................................................................................................... 11

Figure 4: 60-Ball VFBGA – Top View, x16 only .................................................................................................. 12

Figure 5: 90-Ball VFBGA – Top View, x32 only .................................................................................................. 13

Figure 6: 60-Ball VFBGA (8mm x 9mm); Package Code: BF .............................................................................. 16

Figure 7: 90-Ball VFBGA (8mm x 13mm); Package Codes: B5 (SAC105), BQ (SAC305) ........................................ 17

Figure 8: SSTL Clock Input ............................................................................................................................. 20

Figure 9: Differential Clock Amplitude ........................................................................................................... 20

Figure 10: Typical Self Refresh Current vs. Temperature .................................................................................. 27

Figure 11: ACTIVE Command ........................................................................................................................ 39

Figure 12: READ Command ........................................................................................................................... 40

Figure 13: WRITE Command ......................................................................................................................... 41

Figure 14: PRECHARGE Command ................................................................................................................ 42

Figure 15: DEEP POWER-DOWN Command ................................................................................................... 43

Figure 16: Simplified State Diagram ............................................................................................................... 49

Figure 17: Initialize and Load Mode Registers ................................................................................................. 51

Figure 18: Alternate Initialization with CKE LOW ............................................................................................ 52

Figure 19: Standard Mode Register Definition ................................................................................................. 53

Figure 20: CAS Latency .................................................................................................................................. 56

Figure 21: Extended Mode Register ................................................................................................................ 57

Figure 22: Status Read Register Timing ........................................................................................................... 59

Figure 23: Status Register Definition .............................................................................................................. 60

Figure 24: READ Burst ................................................................................................................................... 63

Figure 25: Consecutive READ Bursts .............................................................................................................. 64

Figure 26: Nonconsecutive READ Bursts ........................................................................................................ 65

Figure 27: Random Read Accesses .................................................................................................................. 66

Figure 28: Terminating a READ Burst ............................................................................................................. 67

Figure 29: READ-to-WRITE ............................................................................................................................ 68

Figure 30: READ-to-PRECHARGE .................................................................................................................. 69

Figure 31: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x16) .................................................... 70

Figure 32: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x32) .................................................... 71

Figure 33: Data Output Timing –

AC and

DQSCK .......................................................................................... 72

Figure 34: Data Input Timing ......................................................................................................................... 74

Figure 35: Write – DM Operation .................................................................................................................... 75

Figure 36: WRITE Burst ................................................................................................................................. 76

Figure 37: Consecutive WRITE-to-WRITE ....................................................................................................... 77

Figure 38: Nonconsecutive WRITE-to-WRITE ................................................................................................. 77

Figure 39: Random WRITE Cycles .................................................................................................................. 78

Figure 40: WRITE-to-READ – Uninterrupting ................................................................................................. 79

Figure 41: WRITE-to-READ – Interrupting ...................................................................................................... 80

Figure 42: WRITE-to-READ – Odd Number of Data, Interrupting ..................................................................... 81

Figure 43: WRITE-to-PRECHARGE – Uninterrupting ....................................................................................... 82

Figure 44: WRITE-to-PRECHARGE – Interrupting ........................................................................................... 83

Figure 45: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .......................................................... 84

Figure 46: Bank Read – With Auto Precharge ................................................................................................... 87

Figure 47: Bank Read – Without Auto Precharge .............................................................................................. 88

Figure 48: Bank Write – With Auto Precharge .................................................................................................. 89

Figure 49: Bank Write – Without Auto Precharge ............................................................................................. 90

Figure 50: Auto Refresh Mode ........................................................................................................................ 91

09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. E 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

MT46H16M32LFBQ-5 AAT:C TR Related Products

	MT46H16M32LFBQ-5 AAT:C TR	MT46H16M32LFB5-6 AIT:C TR	MT46H32M16LFBF-6 AAT:C TR	MT46H32M16LFBF-5 AIT:C TR	MT46H16M32LFB5-6 AIT:C	MT46H16M32LFBQ-5 AAT:C	MT46H32M16LFBF-6 AAT:C	MT46H32M16LFBF-5 AIT:C
Description	Dynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 32MX16 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 32MX16 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 16MX32 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 32MX16 FBGA	Dynamic Random Access Memory MOBILE DDR 512M 32MX16 FBGA
Maker	Micron	Micron	Micron	Micron	Micron	Micron	Micron	Micron
Product Category	dynamic random access memory	dynamic random access memory	dynamic random access memory	dynamic random access memory	dynamic random access memory	dynamic random access memory	dynamic random access memory	dynamic random access memory
type	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1	SDRAM Mobile - LPDDR1
Data bus width	32 bit	32 bit	16 bit	16 bit	32 bit	32 bit	16 bit	16 bit
organize	16 M x 32	16 M x 32	32 M x 16	32 M x 16	16 M x 32	16 M x 32	32 M x 16	32 M x 16
Package/box	VFBGA-90	VFBGA-90	VFBGA-60	VFBGA-60	VFBGA-90	VFBGA-90	VFBGA-60	VFBGA-60
storage	512 Mbit	512 Mbit	512 Mbit	512 Mbit	512 Mbit	512 Mbit	512 Mbit	512 Mbit
maximum clock frequency	200 MHz	166 MHz	166 MHz	200 MHz	166 MHz	200 MHz	166 MHz	200 MHz
interview time	5 ns	5 ns	5 ns	5 ns	5 ns	5 ns	5 ns	5 ns
Supply voltage - max.	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V
Supply voltage - min.	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
Supply current—max.	70 mA	60 mA	60 mA	70 mA	60 mA	70 mA	60 mA	70 mA
Minimum operating temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C
Maximum operating temperature	+ 105 C	+ 85 C	+ 105 C	+ 85 C	+ 85 C	+ 105 C	+ 105 C	+ 85 C
series	MT46H	MT46H	MT46H	MT46H	MT46H	MT46H	MT46H	MT46H
Installation style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT
Factory packaging quantity	1000	1000	1000	1000	1440	1440	1782	1782
Encapsulation	Reel	Reel	Reel	Reel	Tray	Tray	Tray	Tray

Recommended Resources

Machines are rare, hackers can actually steal data through the power supply

Super audio induction heating power supply circuit diagram

Power supply voltage reduction monitoring circuit

Fixed gain phase-shifted oscillator

Receive decoding and display circuit

Hybrid fuzzy PID controller for automatic charging and discharging system

A novice asks for advice on AD conversion driver issues: In the AD conversion driver I wrote (I used 2410), I found that the value of the AD register cannot be changed. I suspect there should be a special function to modify the register value (like GPIO), b...; wujun0713 Embedded System

How to Design a Successive Approximation ADC Driver Circuit: The successive approximation register (SAR) ADC is one of the most widely used ADCs in the industrial, automotive, and communications industries, such as motor current sampling, battery voltage and cu...; qwqwqw2088 Analogue and Mixed Signal

I just started writing things in Verilog and encountered the following problem. Please help me solve it.: I have just started writing things in Verilog and encountered the following problem. I need a solution. The code is as follows: module mux(select_0,a,b,select,outa1,outb1,outa2,outb2,outa3,outb3,outa4...; yuerbuai FPGA/CPLD

Understand the basics of Class A, Class B, and Class AB power amplifier circuits,,,,: Class A Class A amplifiers are the simplest type of amplifiers. For any output waveform, the transistors in their output stage are always on (never completely off). This type of amplifier has excellen...; fish001 Analogue and Mixed Signal

How to transition from MCU to ARM: Nowadays, the embedded field is getting bigger and bigger, and it can be seen everywhere in life. However, it is easy to learn MCU, but I feel that ARM is a bit difficult. ARM is very popular now and ...; fsbbsf ARM Technology

Ask for help linux driver: , 34, 34)][font=Helvetica, Arial, sans-serif]User , Arial, sans-serif]的linux[/font][/color][color=rgb(34, 34, 34)][font=Helvetica, Arial, sans-serif]的memory[/font][/color][color=rgb(34, 34, 34)][font=...; ludian320 Linux and Android

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components