EEWORLDEEWORLDEEWORLD

Part Number

Search

EP3C10E144C8N

CategoryThe embedded processor and controller    CPLD/FPGA   
File Size300KB,14 Pages
ManufacturerALTERA
Websitehttp://www.altera.com/
Download Datasheet View All

EP3C10E144C8N Online Shopping

Suppliers Part Number Price MOQ In stock  
EP3C10E144C8N - - View Buy Now
1. Cyclone III Device Family Overview
July 2012
CIII51001-2.4
CIII51001-2.4
Cyclone
®
III device family offers a unique combination of high functionality, low
power and low cost. Based on Taiwan Semiconductor Manufacturing Company
(TSMC) low-power (LP) process technology, silicon optimizations and software
features to minimize power consumption, Cyclone III device family provides the ideal
solution for your high-volume, low-power, and cost-sensitive applications. To address
the unique design needs, Cyclone III device family offers the following two variants:
Cyclone III—lowest power, high functionality with the lowest cost
Cyclone III LS—lowest power FPGAs with security
With densities ranging from about 5,000 to 200,000 logic elements (LEs) and
0.5 Megabits (Mb) to 8 Mb of memory for less than ¼ watt of static power
consumption, Cyclone III device family makes it easier for you to meet your power
budget. Cyclone III LS devices are the first to implement a suite of security features at
the silicon, software, and intellectual property (IP) level on a low-power and
high-functionality FPGA platform. This suite of security features protects the IP from
tampering, reverse engineering and cloning. In addition, Cyclone III LS devices
support design separation which enables you to introduce redundancy in a single
chip to reduce size, weight, and power of your application.
This chapter contains the following sections:
“Cyclone III Device Family Features” on page 1–1
“Cyclone III Device Family Architecture” on page 1–6
“Reference and Ordering Information” on page 1–12
Cyclone III Device Family Features
Cyclone III device family offers the following features:
Lowest Power FPGAs
Lowest power consumption with TSMC low-power process technology and
Altera
®
power-aware design flow
Low-power operation offers the following benefits:
Extended battery life for portable and handheld applications
Reduced or eliminated cooling system costs
Operation in thermally-challenged environments
Hot-socketing operation support
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
Cyclone III Device Handbook
Volume 1
July 2012
Subscribe
Request a related foreign article
For graduation project, I would like to ask the experts for an English paper related to 430 1122 (if you can provide translation, please provide translation) The best is a paper, because it is short a...
红豆十三 Microcontroller MCU
[I contribute to the Xilinx Resource Center] Xilinx Spartan 3E Starter Kit platform controls 1602 LCD program
Xilinx Spartan 3E Starter Kit platform controls 1602 LCD programLCD1602 and Intel Flash Memory on Xilinx Spartan 3E Starter Kit share four data lines. The upper four bits and lower four bits are used ...
wanghongyang FPGA/CPLD
Debugging experience - Hardware
Debugging experience - Hardware Many novices fail in their experiments due to hardware failures during the initial hardware debugging process. Therefore, all software experiments will not be able to p...
tiankai001 MCU
TMS320F28335 Study Notes - ADC Controller
[p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...
cherish Microcontroller MCU
How to implement square addition and division operations using Verilog?
To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...
godjohsn FPGA/CPLD
Minimum system 6
[color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能: 将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...
liuyong1989 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 855  1209  1973  147  240  18  25  40  3  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号