datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> XR16V564IV
PDF
Preview

XR16V564IV

Description
Serial I/O Controller, 4 Channel(s), 2MBps, CMOS, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, LQFP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size427KB，55 Pages
ManufacturerExar
Related ProductsFound19parts with similar functions to XR16V564IV
Download Datasheet Parametric View All

XR16V564IV Overview

Serial I/O Controller, 4 Channel(s), 2MBps, CMOS, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, LQFP-64

XR16V564IV Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerExar
Parts packaging codeQFP
package instructionLFQFP, QFP64,.47SQ,20
Contacts64
Reach Compliance Codeunknown
Other featuresALSO OPERATES AT 2.5 V SUPPLY
Address bus width3
boundary scanNO
maximum clock frequency64 MHz
letter of agreementASYNC, BIT
Data encoding/decoding methodsNRZ
Maximum data transfer rate2 MBps
External data bus width8
JESD-30 codeS-PQFP-G64
length10 mm
low power modeYES
Humidity sensitivity level1
Number of serial I/Os4
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply2.5/3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, SERIAL

XR16V564IV Preview

XR16V564/564D
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
MAY 2007
REV. 1.0.1
GENERAL DESCRIPTION
The XR16V564
1
(V564) is an enhanced quad
Universal Asynchronous Receiver and Transmitter
(UART) with 32 bytes of transmit and receive FIFOs,
programmable transmit and receive FIFO trigger
levels, automatic hardware and software flow control,
and data rates of up to 16 Mbps at 4X sampling rate.
Each UART has a set of registers that provide the
user with operating status and control, receiver error
indications, and modem serial interface controls. An
internal loopback capability allows onboard
diagnostics. The V564 is available in a 48-pin QFN,
64-pin LQFP, 68-pin PLCC and 80-pin LQFP
packages. The 64-pin and 80-pin packages only offer
the 16 mode interface, but the 48 and 68 pin
packages offer an additional 68 mode interface which
allows easy integration with Motorola processors.
The XR16V564IV (64-pin) offers three state interrupt
output while the XR16V564DIV provides continuous
interrupt output. The XR16V564 is compatible with
the industry standard ST16C554 and ST16C654/
654D.
N
OTE
:
1 Covered by U.S. Patent #5,649,122.
FEATURES
•
Pin-to-pin compatible with ST16C454, ST16C554,
TI’s TL16C754B and Philip’s SC16C754B
•
Intel or Motorola Data Bus Interface select
•
Four independent UART channels
■
■
■
■
■
■
■
■
■
■
Register Set Compatible to 16C550
Data rates of up to 16 Mbps
32 byte Transmit FIFO
32 byte Receive FIFO with error tags
4 Selectable TX and RX FIFO Trigger Levels
Automatic Hardware (RTS/CTS) Flow Control
Automatic Software (Xon/Xoff) Flow Control
Programmable Xon/Xoff characters
Wireless Infrared (IrDA 1.0) Encoder/Decoder
Full modem interface
•
2.25V to 3.6V supply operation
•
Sleep Mode with automatic wake-up
•
Crystal oscillator or external clock input
APPLICATIONS
•
Portable Appliances
•
Telecommunication Network Routers
•
Ethernet Network Routers
•
Cellular Data Devices
•
Factory Automation and Process Controls
F
IGURE
1. XR16V564 B
LOCK
D
IAGRAM
* 5 Volt Tolerant Inputs
(Except XTAL1 input)
UART Channel A
UART 32 Byte TX FIFO
Regs
IR
TX & RX
ENDEC
BRG
32 Byte RX FIFO
UART Channel B
(same as Channel A)
2.25V to 3.6V VCC
GND
A2:A0
D7:D0
IOR#
IOW #
CSA#
CSB#
CSC#
CSD#
INTA
INTB
INTC
INTD
TXRDY# A-D
RXRDY# A-D
Reset
16/68#
INTSEL
CLKSEL
Data Bus
Interface
TXA, RXA, DTRA#,
DSRA#, RTSA#, CTSA#,
CDA#, RIA#
TXB, RXB, DTRB#,
DSRB#, RTSB#, CTSB#,
CDB#, RIB#
TXC, RXC, DTRC#,
DSRC#, RTSC#, CTSC#,
CDC#, RIC#
TXD, RXD, DTRD#,
DSRD#, RTSD#, CTSD#,
CDD#, RID#
XTAL1
XTAL2
UART Channel C
(same as Channel A)
UART Channel D
(same as Channel A)
Crystal Osc/Buffer
564 BLK
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
•
(510) 668-7000
•
FAX (510) 668-7017
•
www.exar.com
XR16V564/564D
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
REV. 1.0.1
F
IGURE
2. P
IN
O
UT
A
SSIGNMENT
F
OR
68-
PIN
PLCC P
ACKAGES
I
N
16
AND
68 M
ODE AND
64-
PIN
LQFP P
ACKAGES
INTSEL
CDA#
RIA#
CDD#
CDA#
RID#
GND
VCC
RXD
RXA
D7
D6
D5
D4
D3
D2
D1
D0
68
67
66
65
64
63
62
RID#
GND
RIA#
RXA
68
67
66
65
64
63
62
63
9
8
7
6
5
4
3
2
1
DSRA#
CTSA#
DTRA#
VCC
RTSA#
INTA
CSA#
TXA
IOW#
TXB
CSB#
INTB
RTSB#
GND
DTRB#
CTSB#
DSRB#
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
60
59
58
57
56
55
DSRD#
CTSD#
DTRD#
GND
RTSD#
INTD
CSD#
TXD
IOR#
TXC
CSC#
INTC
RTSC#
VCC
DTRC#
CTSC#
DSRC#
DSRA#
CTSA#
DTRA#
VCC
RTSA#
IRQ#
CS#
TXA
R/W#
TXB
A3
N.C.
RTSB#
GND
DTRB#
CTSB#
DSRB#
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
63
9
8
7
6
5
4
3
2
1
CDD#
GND
VCC
RXD
D7
D6
D5
D4
D3
D2
D1
D0
60
59
58
57
56
55
DSRD#
CTSD#
DTRD#
GND
RTSD#
N.C.
N.C.
TXD
N.C.
TXC
A4
N.C.
RTSC#
VCC
DTRC#
CTSC#
DSRC#
XR16V564
68-pin PLCC
Intel Mode
(16/68# pin connected to VCC)
54
53
52
51
50
49
48
47
46
45
44
XR16V564
68-pin PLCC
Motorola Mode
(16/68# pin connected to GND)
54
53
52
51
50
49
48
47
46
45
44
16/68#
CDB#
TXRDY#
CLKSEL
RXRDY#
RESET
XTAL1
XTAL2
TXRDY#
16/68#
CLKSEL
RXRDY#
RESET
XTAL1
XTAL2
CDC#
64
60
56
54
52
62
61
59
57
55
51
58
53
50
DSRA#
CTSA#
DTRA#
VCC
RTSA#
INTA
CSA#
TXA
IOW#
TXB
CSB#
INTB
RTSB#
GND
DTRB#
CTSB#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
21
29
23
22
25
26
27
28
30
31
17
20
18
19
24
32
63
49
CDD#
CDA#
GND
RXD
RID#
RXA
RIA#
D6
D5
D4
D3
D1
D0
VCC
D7
D2
48
47
46
45
44
43
DSRD#
CTSD#
DTRD#
GND
RTSD#
INTD
CSD#
TXD
IOR#
TXC
CSC#
INTC
RTSC#
VCC
DTRC#
CTSC#
XR16V564
64-pin TQFP
Intel Mode Only
42
41
40
39
38
37
36
35
34
33
CLKSEL
RIB#
DSRB#
CDC#
CDB#
RIC#
A1
A0
RESET
2
DSRC#
A2
XTAL1
XTAL2
RXB
GND
RXC
CDC#
CDB#
RIC#
RIB#
RIC#
GND
RIB#
RXB
GND
RXC
RXC
A2
A1
RXB
A2
A1
A0
A0
XR16V564/564D
REV. 1.0.1
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
F
IGURE
3. P
IN
O
UT
A
SSIGNMENT
F
OR
48-
PIN
QFN P
ACKAGE AND
80-
PIN
LQFP P
ACKAGE
47 GND
38 INTSEL
46 D7
45 D6
44 D5
48
42
39 D0
43 D4
41 D2
37 VCC
RXA
40 D1
D3
CTSA#
VCC
RTSA#
INTA
CSA#
TXA
IOW#
TXB
CSB#
INTB
RTSB#
CTSB#
1
2
3
4
5
6
7
8
9
10
11
12
15
18
19
20
21
22
13
14
16
17
23
24
36
35
34
33
RXD
CTSD#
GND
RTSD#
INTD
XR16V564
48-pin QFN
32
31 CSD#
30
29
28
27
26
25
TXD
IOR#
TXC
CSC#
INTC
RTSC#
RESET
16/68#
XTAL1
RXB
XTAL2
GND
A1
RXC
CDA#
INTSEL
CTSC#
VCC
A2
A0
CDD#
GND
RIA#
VCC
RID#
RXA
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
RXD
N.C.
D7
D6
D0
64
63
62
N.C.
D5
D4
D3
D2
61
N.C.
D1
NC
NC
DSRA#
CTSA#
DTRA#
VCC
RTSA#
INTA
CSA#
TXA
IOW#
TXB
CSB#
INTB
RTSB#
GND
DTRB#
CTSB#
DSRB#
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
60
59
58
57
56
55
54
N.C.
DSRD#
CTSD#
DTRD#
GND
RTSD#
INTD
CSD#
TXD
IOR#
TXC
CSC#
INTC
RTSC#
VCC
DTRC#
CTSC#
DSRC#
N.C.
N.C.
XR16V564
80-pin LQFP
Intel Mode only
53
52
51
50
49
48
47
46
45
44
43
42
41
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
CDC#
XTAL1
GND
N.C.
N.C.
N.C.
CLKSEL
RESET
RXRDY#
XTAL2
TXRDY#
CDB#
RIB#
3
RIC#
RXC
RXB
N.C.
A2
A1
A0
40
XR16V564/564D
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
ORDERING INFORMATION
P
ART
N
UMBER
XR16V564IJ
XR16V564IV
XR16V564DIV
XR16V564IL
XR16V564IV80
P
ACKAGE
68-Lead PLCC
64-Lead LQFP
64-Lead LQFP
48-pin QFN
80-Lead LQFP
O
PERATING
T
EMPERATURE
R
ANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
D
EVICE
S
TATUS
Active
Active
Active
Active
Active
REV. 1.0.1
PIN DESCRIPTIONS
Pin Description
N
AME
48-QFN
P
IN
#
64-LQFP 68-PLCC 80-LQFP
T
YPE
P
IN
#
P
IN
#
P
IN
#
D
ESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
IOR#
(VCC)
15
16
17
46
45
44
43
42
41
40
39
29
22
23
24
60
59
58
57
56
55
54
53
40
32
33
34
5
4
3
2
1
68
67
66
52
28
29
30
75
74
73
72
71
70
69
68
51
I
Address data lines [2:0]. These 3 address lines select
one of the internal registers in UART channel A-D dur-
ing a data bus transaction.
Data bus lines [7:0] (bidirectional).
I/O
I
When 16/68# pin is HIGH, the Intel bus interface is
selected and this input becomes read strobe (active
low). The falling edge instigates an internal read cycle
and retrieves the data byte from an internal register
pointed by the address lines [A2:A0], puts the data
byte on the data bus to allow the host processor to
read it on the rising edge.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input is not used and should be con-
nected to VCC.
When 16/68# pin is HIGH, it selects Intel bus interface
and this input becomes write strobe (active low). The
falling edge instigates the internal write cycle and the
rising edge transfers the data byte on the data bus to
an internal register pointed by the address lines.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input becomes read (logic 1) and
write (LOW) signal.
When 16/68# pin is HIGH, this input is chip select A
(active low) to enable channel A in the device.
When 16/68# pin is LOW, this input becomes the chip
select (active low) for the Motorola bus interface.
IOW#
(R/W#)
7
9
18
11
I
CSA#
(CS#)
5
7
16
9
I
4
XR16V564/564D
REV. 1.0.1
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
Pin Description
N
AME
CSB#
(A3)
48-QFN
P
IN
#
9
64-LQFP 68-PLCC 80-LQFP
T
YPE
P
IN
#
P
IN
#
P
IN
#
11
20
13
I
D
ESCRIPTION
When 16/68# pin is HIGH, this input is chip select B
(active low) to enable channel B in the device.
When 16/68# pin is LOW, this input becomes address
line A3 which is used for channel selection in the
Motorola bus interface.
When 16/68# pin is HIGH, this input is chip select C
(active low) to enable channel C in the device.
When 16/68# pin is LOW, this input becomes address
line A4 which is used for channel selection in the
Motorola bus interface.
When 16/68# pin is HIGH, this input is chip select D
(active low) to enable channel D in the device.
When 16/68# pin is LOW, this input is not used and
should be connected VCC.
CSC#
(A4)
27
38
50
49
I
CSD#
(VCC)
31
42
54
53
I
INTA
(IRQ#)
4
6
15
8
O
When 16/68# pin is HIGH for Intel bus interface, this
(OD) ouput becomes channel A interrupt output. The output
state is defined by the user and through the software
setting of MCR[3]. INTA is set to the active mode when
MCR[3] is set to a logic 1. INTA is set to the three state
mode when MCR[3] is set to a logic 0 (default). See
MCR[3].
When 16/68# pin is LOW for Motorola bus interface,
this output becomes device interrupt output (active
low, open drain). An external pull-up resistor is
required for proper operation.
O
When 16/68# pin is HIGH for Intel bus interface, these
ouputs become the interrupt outputs for channels B, C,
and D. The output state is defined by the user through
the software setting of MCR[3]. The interrupt outputs
are set to the active mode when MCR[3] is set to a
logic 1 and are set to the three state mode when
MCR[3] is set to a logic 0 (default). See MCR[3].
When 16/68# pin is LOW for Motorola bus interface,
these outputs are unused and will stay at logic zero
level. Leave these outputs unconnected.
Transmitter Ready (active low). This output is a logi-
cally ANDed status of TXRDY# A-D. See
Table 5.
If
this output is unused, leave it unconnected.
Receiver Ready (active low). This output is a logically
ANDed status of RXRDY# A-D. See
Table 5.
If this
output is unused, leave it unconnected.
INTB
INTC
INTD
(N.C.)
10
26
32
12
37
43
21
49
55
14
48
54
TXRDY#
-
-
39
35
O
RXRDY#
-
-
38
34
O
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Analysis of the advantages and disadvantages of electrolytic capacitor-free LED power supply

Unidirectional thyristor dimming light circuit triggered by unijunction transistor (1)

Current reduction protection circuit diagram

LA4550 power amplifier circuit

555 rice cooker automatic power regulator circuit

1/10/100 stem optical receiving circuit

XR16V564IV Similar Products

Part Number Manufacturer Description
XR16V564IV-F Exar UART Interface IC UART
TL16C554APNG4 Texas Instruments(德州仪器) Quad UART with 16-Byte FIFOs 80-LQFP 0 to 70
TL16C754BFN Texas Instruments(德州仪器) Quad UART with 64-Byte FIFO 68-PLCC -40 to 85
SC26C94C1N NXP(恩智浦) IC 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP48, PLASTIC, DIP-48, Serial IO/Communication Controller
SC68C94A1A NXP(恩智浦) IC 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, SOT-238-3, LCC-52, Serial IO/Communication Controller
SC28C94A1A-T NXP(恩智浦) IC 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52, Serial IO/Communication Controller
ST16C454IJ68 STARTECH Serial I/O Controller, 4 Channel(s), 0.0546875MBps, CMOS, PQCC68,
ST68C554CJ68-F Exar Serial I/O Controller, 4 Channel(s), 0.1875MBps, CMOS, PQCC68, GREEN, PLASTIC, LCC-68
SC16C554BIBM NXP(恩智浦) UART Interface IC 16CB 2.5V-5V 4CH UART 16B FIFO
XR16V654IJ-F Exar UART Interface IC UART
XR16L784IV Exar Serial I/O Controller, 4 Channel(s), 0.78125MBps, CMOS, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, LQFP-64
ST68C554CJ68 STARTECH Serial I/O Controller, 4 Channel(s), 0.0546875MBps, CMOS, PQCC68,
SC28C94A1N NXP(恩智浦) IC 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP48, 0.600 INCH, PLASTIC, MS-011, SOT-240-1, DIP-48, Serial IO/Communication Controller
XR16V564IJ-F Exar UART Interface IC UART
SC28L194A1BE,557 NXP(恩智浦) IC UART QUAD W/FIFO 80-LQFP
ST68C554IJ68 STARTECH Serial I/O Controller, 4 Channel(s), 0.0546875MBps, CMOS, PQCC68,
XR16C864CQ Exar Serial I/O Controller, 4 Channel(s), 0.25MBps, CMOS, PQFP100, 14 X 20 MM, PLASTIC, QFP-100
SC16C754IA68 NXP(恩智浦) IC 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68, PLASTIC, MS-018, SOT-188-2, LCC-68, Serial IO/Communication Controller
SC16C654IB64,151 NXP(恩智浦) IC UART QUAD W/FIFO 64-LQFP
Please help analyze the TL431 circuit
[i=s]This post was last edited by Baboerben on 2022-1-4 08:25[/i]I have some doubts about a circuit, please explain it to me 1. What is the function of R24 in the figure below? 2. What are the functio...
灞波儿奔 Power technology
TI store "Cyber Monday" big sale, 10% off all development tools + free shipping!
[size=3]What to do if you missed "Double Eleven" and "Black Friday"? Don't worry[/size][size=3] [/size] [size=3]TI store starts a week-long "Cyber Monday" event from today! [/size] [url=http://s441910...
eric_wang TI Technology Forum
Calling software disk under evc 4.0
How to call the soft keyboard under evc4.0? The header file already includes #include "Sipapi.h". In Edit, getting focus and losing focus are written like this: void student::OnSetfocusEdit1() { HWND ...
weimeng4359 Embedded System
2440 nandflash startup problem
[size=16px]When booting from nandflash, the first 4k of RAM should be the same as nand. However, in ram, 66 bytes from 200h are FF. The same is true for the rest. Later, I burned a larger program into...
竹子 Embedded System
Make a beautiful e-magazine by yourself
I believe many of you have downloaded those beautiful electronic magazines. While enjoying the beautiful pictures and music, do you think it is very troublesome to make such electronic magazines? In f...
manyi RF/Wirelessly
Let me teach you how to make a digital controlled amplifier
[i=s] This post was last edited by Jixia Mujin on 2014-7-5 21:51 [/i] I was busy completing the course design some time ago. Now I am on vacation and have passed the course design defense. I would lik...
季夏木槿 MCU
Shortcut:   00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components

  1. 227Y0112N332KN
  2. 0395005009
  3. MBS-2037-1A4T
  4. CS1-E4Y5V4A163ZTPW
  5. BLU2512P-7962-AB101W
  6. P0402E2580WGPC
  7. M55342K08B2E21M-W
  8. GUB-GL0BLF-01-4812-B-
  9. GDZJ7.5A-34_B0_10001
  10. A3963HC-10P-BL
  11. A1255HA-13P
  12. A2012WVA-16P-H-LE

Popular Articles

  1. S3C2440 learning path - simple configuration of 007UART
  2. From the first tree to the flourishing silicon forest, don’t forget the tree planter while enjoying the shade
  3. 51 MCU 12864 large LCD screen Tetris
  4. AT89C51 single-chip microcomputer water lamp C language program and detailed explanation (literacy tutorial)
  5. Wireless charging detection and control circuit
  6. AVR MCU-nRF24L01 sending and receiving program
  7. It is reported that realme has reached in-depth cooperation with King of Glory
  8. Porting the kernel to s3c2440
  9. Introduction of Medical Appliance Safety Tester
  10. C51 reads and writes AT24C04 source code and AT24C04 test program

Technical ResourceMore

  1. Design and implementation of half-bridge LLC resonant converter controlled by L6599
  2. Antenna Measurement Basics Textbook
  3. EWB Electronics Lab Software Multimedia Video Tutorial
  4. Implementation of a Microstrip Omnidirectional Antenna
  5. Hisense TLM1588L LCD TV circuit diagram
  6. Internet Application Basics Electronic Lesson Plan Tutorial
  7. Digital Signal Processing Premium Course, DSP Premium Course
  8. Realization of high repetition rate distance gate circuit based on FPGA
  9. Constant pressure water supply system circuit diagram
  10. WP277 - Extended Special Purpose Multiplier

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 724  2191  1530  2207  2648  15  45  31  54  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号