EEWORLDEEWORLDEEWORLD

Part Number

Search

SY100EL92_06

Description
TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20
Categorysemiconductor    Analog mixed-signal IC   
File Size58KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

SY100EL92_06 Overview

TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20

SY100EL92_06 Parametric

Parameter NameAttribute value
Number of functions3
Number of terminals20
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply voltage 15.5 V
Minimum supply voltage 14.5 V
Rated supply voltage 15 V
Processing package description0.300 INCH, LEAD FREE, SOIC-20
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE
surface mountYes
Terminal formGULL WING
Terminal spacing1.27 mm
terminal coatingNICKEL PALLADIUM GOLD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
Maximum supply voltage 23.8 V
Minimum supply voltage 23 V
Rated supply voltage 23.3 V
MaxTPHL0.6300 ns
Number of digits1
Output polarityCOMPLEMENTARY
Interface TypePECL TO LVPECL TRANSCEIVER
Output latch or registerNONE
Micrel, Inc.
TRIPLE LVPECL-TO-PECL
OR PECL-TO-LVPECL TRANSLATOR
SY100EL92
SY100EL92
FEATURES
s
5V and 3.3V power supplies required
s
Also, supports LVPECL-to-PECL translation
s
500ps propagation delays
s
Fully differential design
s
Differential line receiver capability
s
Application note
s
Available in 20-pin SOIC package
DESCRIPTION
The SY100EL92 is a triple LVPECL-to-PECL or PECL-
to-LVPECL translator. The device receives standard PECL
signals and translates them to differential LVPECL output
signals (or vice versa). SY100EL92 can also be used as a
differential line receiver for PECL-to-PECL or LVPECL-to-
LVPECL signals. However, please note that for the latter
we will need two different power supplies. Please refer to
Function Table for more details.
V
BB
outputs are provided for interfacing single ended
input signals. If a single ended input is to be used, the V
BB
output should be connected to the D input and the active
signal will drive the D input. When used, the V
BB
should be
bypassed to V
CC
via a 0.01µF capacitor. The V
BB
is
designed to act as a switching reference for the SY100EL92
under single ended input conditions. As a result, the pin
can only source/sink 0.5mA of current.
To accomplish the PECL-to-LVPECL level translation,
the SY100EL92 requires three power rails. The V
CC
and
V
CC
_V
BB
supply is to be connected to the standard PECL
supply, the 3.3V supply is to be connected to the V
CCO
supply, and GND is connected to the system ground plane.
Both the V
CC
and V
CCO
should be bypassed to ground with
a 0.01µF capacitor.
To accomplish the LVPECL-to-PECL level translation,
the SY100EL92 requires three power rails as well. The 5.0V
supply is connected to the V
CC
and V
CCO
pins, 3.3V supply
is connected to the V
CC
_V
BB
pin and GND is connected to
the system ground plane. V
CC
_V
BB
is used to provide a
proper V
BB
output level if a single ended input is used. For
differential LVPECL input V
CC
_V
BB
can be either 3.3V or
5V.
Under open input conditions, the D input will be biased
at a V
CC
/2 voltage level and the D input will be pulled to
GND. This condition will force the "Q" output low, ensuring
stability.
FUNCTION TABLE
Function
PECL-to-LVPECL
LVPECL-to-PECL
PECL-to-PECL
LVPECL-to-LVPECL
Vcc
5.0V
5.0V
5.0V
5.0V
Vcco
3.3V
5.0V
5.0V
3.3V
Vcc_V
BB
5.0V
3.3V
5.0V
3.3V
PIN NAMES
Pin
Dn
Q
n
V
BB
V
CCO
V
CC
_V
BB
GND
V
CC
Function
PECL / LVPECL Inputs
PECL / LVPECL Outputs
PECL / LVPECL Reference Voltage Output
V
CC
for Output
V
CC
for V
BB
Output
Common Ground Rail
V
CC
for Internal Circuitry
M9999-031306
hbwhelp@micrel.com or (408) 955-1690
Rev.: G
Amendment: /0
1
1
Issue Date: March 2006

SY100EL92_06 Related Products

SY100EL92_06 SY100EL92ZGTR SY100EL92ZI SY100EL92ZITR
Description TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20 TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20 TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20 TRIPLE PECL TO LVPECL TRANSCEIVER, COMPLEMENTARY OUTPUT, PDSO20
Number of functions 3 3 3 3
Number of terminals 20 20 20 20
Maximum operating temperature 85 Cel 85 °C 85 °C 85 °C
Minimum operating temperature -40 Cel -40 °C -40 °C -40 °C
surface mount Yes YES YES YES
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Number of digits 1 1 1 1
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Output latch or register NONE NONE NONE NONE
package instruction - SOP, SOP20,.4 SOIC-20 SOIC-20
Reach Compliance Code - compli compli compli
ECCN code - EAR99 EAR99 EAR99
maximum delay - 0.63 ns 0.63 ns 0.63 ns
Interface integrated circuit type - PECL TO LVPECL TRANSCEIVER PECL TO LVPECL TRANSCEIVER PECL TO LVPECL TRANSCEIVER
JESD-30 code - R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
length - 12.83 mm 12.83 mm 12.83 mm
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - SOP SOP SOP
Encapsulate equivalent code - SOP20,.4 SOP20,.4 SOP20,.4
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Maximum seat height - 2.65 mm 2.65 mm 2.65 mm
Maximum slew rate - 12 mA 12 mA 12 mA
Maximum supply voltage - 5.5 V 5.5 V 5.5 V
Minimum supply voltage - 4.5 V 4.5 V 4.5 V
Nominal supply voltage - 5 V 5 V 5 V
Terminal pitch - 1.27 mm 1.27 mm 1.27 mm
width - 7.62 mm 7.52 mm 7.52 mm
What are some useful ZIGBEE modules? Simple ones (not CC2430)
What are some useful ZIGBEE modules? Simple ones (not CC2430)...
sgch Embedded System
Seeking an expansion design based on an embedded dvr core in Beijing.
Basic functional requirements: An embedded control system developed based on DVR solution. Can connect to mobile phone module, touch screen, wireless WIFI, short-range 315M wireless control, etc. QQ 5...
xueshixiang Embedded System
SATA Ports
I have been learning about hard disks recently and want to control hard disks directly, but I need to know the port number of the hard disk. I know that the port numbers of parallel hard disks are 0x1...
yuexiaomei Embedded System
Rules for winning E-coins by posting original posts (terminated on July 31, 2015)
[align=left][b][font=微软雅黑][size=3][color=#000000] [/color][/size][size=3][color=#000000]In order to encourage everyone to publish more original content and actively help netizens who post to solve pro...
eric_wang Suggestions & Announcements
Atmega16 operation USB disk read and write module PB375A routine
Atmega16 operates the PB375A USB read-write module. In many engineering projects, the electronic system will collect or generate some data that needs to be saved. With the popularity of USB flash driv...
windows_01 Embedded System
Various brands of TV bus adjustment
Various brands of TV bus adjustment...
yjtyjt Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2240  108  537  1644  1397  46  3  11  34  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号