EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC512-053213KL0T

Description
OTHER CLOCK GENERATOR
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size672KB,10 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC512-053213KL0T Overview

OTHER CLOCK GENERATOR

DSC512-053213KL0T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresCLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 codeR-XQCC-N32
length5 mm
Humidity sensitivity level1
Number of terminals32
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Filter levelAEC-Q100
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DSC512-05
Crystal-less™ Four Output Clock Generator
General Description
The DSC512-05 is a Crystal-less™, four
output clock generator that implements
Discera’s
proven
PureSilicon™
MEMS
technology. The device provides excellent
jitter and stability over a wide range of
supply voltages and temperatures.
By
eliminating the external quartz crystal,
MEMS
clock
generators
significantly
enhance reliability and accelerate product
development, while meeting stringent clock
performance criteria for a variety of
communications, storage, and networking
applications.
DSC512-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. Each output
enable pin controls one of the two banks of
synchronous clocks. See the OE function
table 1 for more detail.
The device is
available in a 20 pin QFN. Additional output
formats are in any combination of LVPECL,
LVDS, LVCMOS and HCSL.
Features
Two 50MHz (LVDS) Clocks
One 14MHz (LVCMOS) Clock
One 16MHz (LVCMOS) Clock
Available Format on Any Output:
o
o
o
o
HCSL, LVPECL, LVDS or LVCMOS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
o
o
30% lower than competing devices
Qualified to MIL-STD-883
20 QFN
Excellent Shock & Vibration Immunity
Available Footprints:
Lead Free & RoHS Compliant
Block Diagram*
Short Lead Time: 2 Weeks
AEC-Q100 Automotive Qualified
Applications
Communications/Networking
Embedded and Industrial
Consumer and computation
Medical, Military, Avionics
Storage and enterprise
*
In the above block diagram:
Clk0+ is 14MHz LVCMOS (Clk0- is off)
Clk1+/- and Clk2 +/- are 50MHz LVDS;
Clk3 + is 16MHz LVCMOS (Clk3- is off)
For other frequencies, please contact the factor:
Sales@discera.com
_____________________________________________________________________________________________________________________________ _________________
DSC512-05
Page 1
【UFUN Learning】Prelude to the learning journey
[i=s] This post was last edited by Bingqi23 on 2016-7-25 09:27 [/i] I finally received the ufun learning board today. I opened the box and it was such a cute little board, haha. Mark it and I will sta...
Bingqi23 stm32/stm8
Colleagues who are engaged in embedded ARM RABBIT applications, please come in
If you are interested in embedded systems, please join QQ group 104759788 for communication...
zzy360 ARM Technology
DIY music display (picture, software)
[align=center][font=宋体][size=12pt][size=5]Music Display[/size][/size][/font][size=12pt][/size][/align][size=12pt][font=Times New Roman]In the music player of Windows[/font][/size][font=宋体][size=12pt],...
brotherder DIY/Open Source Hardware
Full screen playback and top-level issues
I run Media Player on the target machine and play it in full screen. When I start another process and make it top, it doesn't work. Does anyone know what's going on? My top function is called SetWindo...
fkuepl051 Embedded System
Serial port oscilloscope based on ZX-2 FPGA development board (Part 2)
Serial port sending and receiving module design and code analysis 1Tx_Bps_GenTx_Bps_Gen is the transmit baud rate generation module. Whenever Byte_En signal arrives, it starts to generate the complete...
小梅哥 FPGA/CPLD
Free Review | Espressif Audio Development Board: ESP32-Korvo
Development board for this event: ESP32-Korvo From: Espressif Systems (Shanghai) Co., Ltd. Number of development boards: 5ESP32-Korvo ESP32-Korvo V1.1 is an audio development board based on the dual-c...
okhxyyo Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 383  950  1996  1570  887  8  20  41  32  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号