EEWORLDEEWORLDEEWORLD

Part Number

Search

PH1-SI2LA2725

Description
Transponder, LC/SPC Connector,
CategoryWireless rf/communication    Optical fiber   
File Size240KB,6 Pages
ManufacturerJDS Uniphase Corporation ( VIAVI )
Websitehttp://www.jdsu.com/index.html
Download Datasheet Parametric View All

PH1-SI2LA2725 Overview

Transponder, LC/SPC Connector,

PH1-SI2LA2725 Parametric

Parameter NameAttribute value
Objectid1871076990
Reach Compliance Codeunknown
Other featuresIT ALSO OPERATE FROM 1280NM TO 1600NM
body width56.1 mm
body height13.2 mm
Body length or diameter76.5 mm
Communication standardsGR-253, OC-192, SONET
Connection TypeLC/SPC CONNECTOR
Fiber optic equipment typesTRANSCEIVER, TRANSPONDER
Nominal operating wavelength1531 nm
Nominal optical power output1.122 mW
minimum return loss-27 dB
COMMUNICATIONS MODULES & SUBSYSTEMS
10 Gb/s TDM/DWDM 300 Pin SFF MSA SR2/IR2/LR2 Transponder
PH1 Series
Key Features
• Three configurations supporting SR2/IR2/LR2 applications
• Supports dense wavelength division multiplexing
(DWDM) applications (without wavelocker)
• Microprocessor controls to support I2C
• Integrated 16:1/1:16 mux/demux
• Small form factor package (2.2" x 3.0" x 0.53") for high
density applications
• Low power consumption: 4.8 W typical, 6.8 W maximum
for TDM applications
• 70 °C maximum operating temperature
• High sensitivity PIN or APD receivers
• SONET, FEC, Ethernet and Multirate Capable Versions
• Forward, counter and line timing clocking modes
Applications
Telecommunications
Metropolitan Area Networks
Subscriber loop
Intra-office SONET/SDH
High bit-rate data communications
JDSU 10 Gb/s PH1 Series transponders are intended for 1550 nm system
applications with reaches of up to 80 km. The series includes three different
transponders for SR2 (25 km), IR2 (40 km), and LR2 (80 km) TDM or DWDM
applications. Each transponder accepts 16 bits of parallel digital data and converts
it to a 10 Gb/s NRZ modulated optical signal. It also accepts a 10 Gb/s NRZ
modulated optical signal and converts it into 16 bit wide parallel digital data.
The PH1 series offers low DC power dissipation and is available in either a small
form factor package (2.2 x 3 x 0.53 inches) or in a larger footprint (3.5 x 4.5 x 0.53
inches) package, depending on system thermal performance requirements. The
transmit design uses an Electro-Absorptive Modulated Laser (EML) which,
depending on the configuration, produces an average output power of between
-4 dBm to 2 dBm (EOL). A PIN (-17 dBm typical sensitivity) or APD (-24 dBm
typical sensitivity) receiver is available, based on system configurations.
JDSU PH1 Series transponders are designed to support the following data rates:
9.953 Gb/s (SONET), 10.3125 Gb/s (Ethernet), 10.664 Gb/s (FEC Encoded),
10.709 Gb/s FEC, or 11.09 Gb/s EFEC. They meet all applicable SONET/SDH standards.
Compliance
• Telcordia GR-253-Core
NORTH AMERICA
:
800 498-JDSU (5378)
WORLDWIDE
:
+800 5378-JDSU
WEBSITE
:
www.jdsu.com
Single chip microcomputer c51 frequency meter
Is there any code for the C51 frequency counter? It would be best if it uses interrupt 2. Thank you....
huangbuben Embedded System
Is there a chip for sle4442 contactless IC card?
As the title says, I only want the chip, not the card. I have been looking for it for a long time, but I can't find it. So I want to use software simulation, but the result is not very ideal. I would ...
堕落小生 Microchip MCU
About the dead zone program of MSP430G2553
#define OUTMOD_2 (2*0x20u) /* PWM output mode: 2 - PWM toggle/reset */ In the above macro definition 2*0x20u, does the '2*' mean '2 times'? Or does it mean that the second mode of OUTMOD is 0x02? char...
阿祖_电子 Microcontroller MCU
Regarding the issue of PCB copper plating... Will the top and bottom copper plating cause short circuits?
I made a board based on the STM32F4 chip. The top and bottom layers are copper-plated. The network connected to the top layer is VCC (12V power supply), and the network connected to the bottom layer i...
EdwardsThompson PCB Design
fpga comprehensive error, please give me some advice
Comprehensive Times, The logic for up does not match a standard flip-flop The program code is as follows. I think there are still some grammatical errors. I hope the experts can give me some advice. o...
lwj1861 FPGA/CPLD
ADI System Solutions Selection (Volume 4)
[align=left][font=微软雅黑][size=4][color=Magenta][size=12pt][size=5][color=DarkOrange]Today, I would like to recommend our [/color] [b]ADI System Solution Selection (Fourth Edition)[/b][/size][/size][/co...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2339  2340  2189  2430  1713  48  45  49  35  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号