Training

Location:Training / Webinar / Live review: NXP KW41 Competition Award Ceremony / 4. Thread/BLE dual-mode development technology lecture

You can log in to your eeworld account to continue watching：
4. Thread/BLE dual-mode development technology lecture
Login

Duration：48 minutes and 4 seconds
Date：2017/09/14

Uploader：nmg

Introduction

keywords： BLE NXP KW41 thead Competition Award Ceremony

Wonderful! Exciting! After three months of busy and fulfilling NXP KW41 Development Competition work production period, we finally ushered in the award ceremony of this competition. I would like to use this award ceremony to pay tribute to you lovely and serious people.

You Might Like

Recommended Posts

DM9000CEP: Does anyone have the hardware circuit diagram of the DM9000CEP module? Please give me a copy. Thanks.; 曹伟1993 PCB Design

I need help... What should I do if the frequency band of the RC sine wave oscillator composed of LM324 is not wide enough?: In the analog electronics course, the RC sine wave oscillator circuit composed of the LM324 op amp uses the Wien bridge circuit. However, the teacher requires the frequency to reach 100KHz, saying tha; iavas Analog electronics

Which expert can explain the principle of Ctrl+A, Ctrl+c, Ctrl+V using the knowledge of thread calling in the operating system? ?: Anyway, I have no idea at all. This operating system is too difficult to learn... I don't know where to post, so I'll post it here. If you have any ideas, please tell me and we'll all give you points!; 小牛b Embedded System

Some personal insights on STM8S and STM32: Due to product needs, I have come into contact with two chips, STM32 and STM8S. Considering the scalability of functions, I first chose to use the STM32F103 chip, which is very convenient for programm; gaojun_928 stm32/stm8

Altera SoC in-depth experience: the first batch of development boards has arrived, with pictures and facts: [font=微软雅黑][size=3]In-depth experience of Altera SoC: The first batch of development boards has arrived, with pictures and truth, are you excited? [/size][/font] [font=微软雅黑][size=3] [b][url=https://ww; EEWORLD社区 FPGA/CPLD

[GD32L233C-START Evaluation] Development Environment Construction: [i=s]This post was last edited by paty on 2022-4-14 17:23[/i]There are two main development environments, Keil and IAR . Here we take Keil as an example.Step 1: Open Keil official website, URL: www.ke; paty GD32 MCU

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号