• You can log in to your eeworld account to continue watching:
  • Paging mechanism
  • Login
  • Duration:14 minutes and 24 seconds
  • Date:2019/10/25
  • Uploader:老白菜
Introduction
In the study of the huge Linux kernel source code, how to grasp the main clues and ideas, and how to effectively apply what has been learned, the main lecture of this course is based on my 20 years of research and teaching on the Linux kernel. Effective summary, using the separation of mechanisms and strategies as the guiding ideology, analyzes the design ideas and data structures of the Linux kernel, allowing everyone to enter the Linux kernel by writing Linux kernel modules and analyzing source code after studying each chapter. door. At the same time, we invite kernel expert Mr. Xie Baoyou and front-line engineer Zhang Tianfei to share their many years of experience in kernel combat at the front line of enterprises, so that you can be consistent in your hands-on practice, from theory to practice, and from practice to theory, open up the connection between knowledge, and master the system. Level software design ideas and methods. Welcome everyone to learn the top work in the open source world - the Linux kernel.
Unfold ↓

You Might Like

Recommended Posts

STM 32 PWM complementary output
I checked the information and found that only TIM1 has PWM complementary output, while other timers do not. Is this true?
终极菜鸟 stm32/stm8
Program to implement CAN interface communication of MCP2515 through FPGA
Now I want to connect FPGA with MCP2515 chip to debug CAN interface. Does anyone have relevant program information? Thank you!
风色碧空 FPGA/CPLD
Download the ZigBee Evaluation Kit
I am a zigbee beginner and recently purchased Zhou Ligong's zigbee evaluation kit. I would like to share the kit information and hope it will be helpful to everyone.
mervyn RF/Wirelessly
Video display issues
Well, I would like to borrow your popularity to ask for advice. How does the YUV data of the video generated by the decoder display on the LCD? Is there any relevant information? I want to intercept a
zk12081984 Embedded System
FPGA design counter output jump is not synchronized
I designed a 4-bit counter using FPGA. When simulating, the output pins q0, q1, q2, and q3 cannot change at the same time. This causes a transient state between one state and the next. For example, th
happyxiaoyaozi FPGA/CPLD
MSP430F149AD sampling problem
Now I want to sample the voltage of 0~4, but after power on, I use a multimeter to measure the output voltage of P6 port! 1.8V! Then the voltage I want to measure is 0.4V. After connecting, the data m
leaflet Microcontroller MCU

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号