• You can log in to your eeworld account to continue watching:
  • UART serial communication program design
  • Login
  • Duration:23 minutes and 4 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

CPLD Design of I2C Device Interface IP Core
Due to the trend of structuring CPLD digital design, IP (Intellectual Property) cores for different levels of CPLD will appear. Each IP core can be reused, which can greatly improve the design capabil
clj2004000 DSP and ARM Processors
[C/C++] [Efficient C language] (VI) - Software architecture of C language embedded system programming
[size=3][font=Tahoma,]The "partition" in module division means planning, which refers to how to reasonably divide a large software into a series of functionally independent parts to cooperate to meet
小煜 Programming Basics
Both are Cortex-M3, what is the secret weapon of NXP MCU?
PPT file, this is NXP's speech at the 2009 ARM Technology Seminar. You can also learn about the principles and applications of NXP LPC1100.
gina MCU
This switching circuit
I would like to ask you guys, what is wrong with this switch circuit, how to pull it down at the G pole, is there a problem somewhere else? What needs to be improved?
51、32小鬼 Power technology
Serial communication
Serial communication
mood8888 Embedded System
Recording Problems
I have been adjusting the audio driver of ce6 these days. When adjusting the mic, I want to know what message the upper application sends to the audio driver when recording? Is it: REQ_ID_AUDIO_START_
ceci Embedded System

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号