• You can log in to your eeworld account to continue watching:
  • Ethernet video transmission based on OV7725_Process design (Lecture 1)
  • Login
  • Duration:23 minutes and 48 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

About the use of modelsim
Since it is inconvenient to view the waveform in the modelsim command mode, we need to store the waveform to view it after the simulation. The following is some stuff on the Internet that has brought
paradoxfx FPGA/CPLD
Please help me see the following OTDR data
Name Distance Welding Point Attenuation Factor odf1-1 0.97km 0.21 0.43db/km odf1-1 1.26km 3.13 0.067db/km odf3-19 0.23km -0.089 1.412db/km odf3-19 0.95 km 0 .451 0.318db/km odf3-15 0.16 km 0.387 -1.79
youyouha RF/Wirelessly
Help with 485 enable analysis
Please help, what is the function of adding this circuit to the 485 enable? ? ? If RXD plus a NOT gate is used to control the enable, what is the difference between the two? ? ? ?
Simonbinbin Making friends through disassembly
Does anyone have the IO interface definition of the S3C6410 development board? The project requires LVCMOS 3.3V IO
Does anyone have the IO interface definition of the S3C6410 development board? The project requires LVCMOS 3.3V IO. I looked at the one from Feiling and it seems to be TTL level. Is there any LVCMOS?
yanbing_90 Embedded System
The component list of the 2017 National College Student Electronic Design Competition has been officially announced. Are you ready?
[align=left][size=4][color=#0000ff]Yesterday, the list of instruments and main components for the 2017 National Undergraduate Electronic Design Competition was officially announced in advance. How are
eric_wang Electronics Design Contest

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号