• You can log in to your eeworld account to continue watching:
  • OV7725 camera register configuration
  • Login
  • Duration:28 minutes and 0 seconds
  • Date:2024/01/28
  • Uploader:Lemontree
Introduction
keywords: FPGA Zynq
Lecture 1 Introduction to ZYNQ Lecture
2 Introduction to development board resources
Lecture 3 Installation of Vivado software Lecture
4 Use of Vivado software Lecture
5 Hardware debugging of Vivado software
Lecture 6 Use of Vivado Simulator simulation software
Lecture 7 Creating timing constraint files
Lecture 8 Installation of ModelSim software Lecture
9 Use of ModelSim software Lecture
10 LED light flashing experiment
Lecture 11 Button control LED light experiment
Lecture 12 Button control buzzer experiment
Lecture 13 Touch button control LED light experiment Lecture
14 Breathing light experiment
Lecture 15 Clock IP core experiment
Lecture 16 RAM IP core experiment
Lecture 17 FIFO IP core experiment Lecture
18 UART serial communication
Lecture 19 RS485 communication experiment
Lecture 20 RGB LCD color bar display experiment Lecture
21 LCD characters and picture display experiment
Lecture 22 HDMI color bar display experiment
Lecture 23 HDMI square mobile display experiment
Lecture 24 EEPROM read and write test experiment Lecture
25 RTC clock experiment Lecture
26 Frequency meter experiment
Lecture 27 High-speed ADDA experiment
Lecture 28 IO Expansion board experiment
Lecture 29 MDIO interface read and write test experiment
Lecture 30 Ethernet ARP test experiment
Lecture 31 Ethernet UDP test experiment
Lecture 32 Ethernet video transmission experiment based on OV7725
Lecture 33 Ethernet video transmission experiment based on OV5640

Unfold ↓

You Might Like

Recommended Posts

The secondary boot file is not generated in the out file
Yesterday I replaced the latest ccs3.3. The strange thing is that this compiler did not generate the boot.c file I used for secondary boot in the out file. Because when I looked at the .map file, the
背着氧气的鱼 DSP and ARM Processors
About nios2ecos51 installation problem
I entered > nios2configtool --ptf=$SOPC_KIT_NIOS2/examples/verilog/niosII_cyclone_1c20/standard/NiosII_cyclone_1c20_standard.ptf --cpu=cpu in the Nios II Command Shell, and then it popped up a dialog
Tony067 Embedded System
When Bluetooth 5.0 meets the next generation of smart wearables~ Listen to the experts from TI Technical Committee! Live broadcast starts at 10 o'clock!
[font=微软雅黑][size=4]When Bluetooth 5.0 meets the next generation of smart wearables~Listen to the experts from TI Technical Committee tell you! Live broadcast time: April 25th, 10:00-11:30 am [color=Re
EEWORLD社区 TI Technology Forum
Timer capture
In the program, I repeatedly flipped a certain IO port, and then connected this IO port to the capture port, but the program could not capture the signal. I manually connected VCC to the capture port,
jacken.bool Microcontroller MCU
I want to learn dsp digital audio processing, but I don't know where to start and what model to choose
I just graduated from university and have only learned microcontrollers, assembly, and C. Now I want to study DSP audio processing, but I don't know where to start, what basic knowledge I need, and wh
kids85 DSP and ARM Processors
TGF4042 Function Signal Generator Evaluation: Pulse Waveform Generation
[i=s]This post was last edited by zjd01 on 2019-7-29 14:26[/i]Last week I mentioned that one of the important functions of TGF4042 is arbitrary waveform generation. This review mainly introduces wavef
zjd01 Test/Measurement

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号