• You can log in to your eeworld account to continue watching:
  • SDK bare metal development—EMIO GPIO button and LED control experiment
  • Login
  • Duration:23 minutes and 28 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

Three cadence questions?
1. What is the function of ports in Cadence schematic design? Does the same port number mean that the two ports are interconnected? Can the network label be used to interconnect ports? 2. What is the
hemagudao Embedded System
There is a problem with the protel99se mouse enhancer
Hello everyone: There is a small problem with my protel99se mouse enhancer. The same enhancer version (third edition), the same settings (automatically run at startup), are all good on other people's
040434 Embedded System
Class C High Frequency Electronic Circuit Teaching Plan.doc--Power Amplifier-
Class C High Frequency Electronic Circuit Teaching Plan.doc--Power Amplifier--EDN Electronic Design Technology
wangwei20060608 MCU
What exactly is the difference between IBUFDS and IBUFGDS
The following is the information I got from the Xilinx official forumThe definitions of the two refer to the following descriptions: IBUFDS: This design element is an input buffer that supports low-vo
heningbo FPGA/CPLD
When modelsim simulates verilog, it reports Missing instance name. What is the reason?
When using modelsim to simulate verilog , I create two .v files nand_2.v and test_ for _nand.v. The compilation is successful. However, when simulating test_for_nand.v, an error is reported: # ** Erro
eeleader-mcu FPGA/CPLD
I took apart a Verifone POS machine pin keyboard and shared it with you.
[size=4]I saw someone selling a Verifone POS machine for 8 yuan, so I bought it right away. I took it apart for fun. There was a screen inside, which should be 12832. I will not deal with it for now a
strong161 Making friends through disassembly

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号