• You can log in to your eeworld account to continue watching:
  • SDK bare metal development - PS end DP interface display experiment 42
  • Login
  • Duration:42 minutes and 23 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

The following compilation error occurs in the dialog-based MFC application under CE6.0. How to solve it? Please give me some advice.
The dialog-based MFC application under CE6.0 has the following compilation error. How to solve it? Please give me some advice. My SDK is compiled using the DEVICEEMULATOR bsp based on the arm s3c2410
donglele2005 Embedded System
Design of FIR digital filter based on DSP
[color=#111111][url=http://bbs.elecfans.com/forum.php?mod=viewthread&tid=103&extra=page%3D64%26filter%3Dauthor%26orderby%3Ddateline]FIR digital filter design based on DSP[/url][/color]
小笼包 DSP and ARM Processors
Can you change your idea midway?
I feel that the original idea is quite time-consuming to realize, and I don’t know if I can modify it in the middle.
7leaves Wireless Connectivity
I heard there won’t be any questions about small cars this year?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:16[/i] I saw a post from a friend in the forum saying that there will be no car questions this year? Is that true? Why?
clark Electronics Design Contest
Please help: Confused about the 8 clocks of SDHC card, please help!
I'm using FPGA to write an SD card SPI controller recently , but I can't figure it out. I don't know if it's because of the 8-delay clock problem. The SD2.0 protocol says that 8 clocks are needed afte
guantouren FPGA/CPLD
MSP430JTA Program Download
When downloading programs or emulating with MSP430 JTAG, must the USB power supply be used as the power supply for the development board? If pin 2 is disconnected from 3.3V, can the download be perfor
votex威 Microcontroller MCU

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号