• You can log in to your eeworld account to continue watching:
  • SDK Bare Metal Development - AXI DMA AD9708 Signal Generator Vitis Project
  • Login
  • Duration:17 minutes and 56 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

About adding components when making schematics in protel99se
When adding components to protel99se while making schematics, it always fails to add them and displays "File is not recognized". I searched online and everyone said that this software is not suitable
liufengjing9 PCB Design
S3C6410 development board transfer
I have a S3c6410 development board. If you are interested, you can contact me on QQ 941012879. There is a Taobao link, which is exactly the same as this board [url]http://item.taobao.com/item.htm?spm=
LexG Buy&Sell
Hello everyone, I am a novice and have some problems. I need your guidance.
I am using Quartus 11.0, which does not have simulation capabilities. When I call Modelsim, I can only perform Gata level simulation, but not RTL level simulation. I am very confused. What is going on
leizikobe FPGA/CPLD
TM1804 DEMO
It is better to have more LEDs for running water lamps to make them feel better, so I add another string to make a total of 14 LEDs. TM1804 can be directly cascaded for expansion. The MCU uses a 1T 51
naga568 51mcu
Does the boost topology circuit limit the duty cycle?
The boost topology circuit has a duty cycle limit? But the buck circuit does not have to be limited?
Aguilera Power technology
Op amp differential amplification problem
The above figure is: the circuit diagram of differential input ADC conversion after differential acquisition voltage amplification Vshunt is the normal voltage input, R1=R3 1K, R2=R4 5K, R6=R5 100Ω, V
bigbat Analog electronics

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号