• You can log in to your eeworld account to continue watching:
  • Fundamentals of Digital Electronics Technology 31
  • Login
  • Duration:43 minutes and 31 seconds
  • Date:2014/01/01
  • Uploader:EE资深网友
Introduction

Produced by the School of Electrical Engineering and Automation, Harbin Institute of Technology, "Fundamentals of Digital Electronic Technology", lectured by: Wang Lixin


This basic digital electronic technology tutorial from Harbin Institute of Technology introduces the basics of digital circuits, logic gate circuits, logic algebra, analysis methods and design methods of combinational logic circuits, application of combinational logic circuits, flip-flops and timers, etc.

Unfold ↓

You Might Like

Recommended Posts

Test of a low-pass filter indicator posted before
[size=6][color=#4169e1]I didn't test it before[/color][/size][size=6][color=#4169e1] So I uploaded a picture directly[/color][/size] [size=6][color=#4169e1] [/color][/size] [size=6][color=#4169e1] I'l
btty038 RF/Wirelessly
Is there a problem with the source code provided by UM0721 (USBOTGFSlibrary)?
The UM0721 document says that after opening the Keil project under Project\RVMDK\, it looks like this:After decompressing the downloaded um0721.zip, there are indeed these files, but when opened with
似曾相识 stm32/stm8
Various amplifier circuit designs
Various amplifier circuit designs and related parameter configurations, I hope it will be helpful to you. [url]https://download.eeworld.com.cn/download/zhaoshengqiqiqi/551218[/url]
快羊加鞭 Download Centre
I suspect the STM32F103VET6 I bought is a refurbished product.
I recently bought a few STM32F103VET6 chips on Taobao. After soldering them on the board, I found that the PD8 pin was invalid as a GPIO pull-up input, and the read level was always high. After changi
mef575 stm32/stm8
Advertising lights
[align=center][align=center][size=3][font=宋体]4. Shift the advertising light left and right[/font][/size][/align][/align][size=3][font=宋体]1. Experimental task[/font][/size] [size=3][font=宋体]Shift a sin
liuyong1989 Power technology
Using PLD internal phase-locked loop to solve system design problems
[b]Abstract: [/b]From the perspective of the entire application system, understand and analyze the phase-locked loop inside the PLD; on this basis, deeply analyze the phase-shift structure of the phas
呱呱 FPGA/CPLD

Recommended Content

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号