aytwartoofyoroo

Xilinx® Zynq®7000 Series (XC7Z015) Power Solution (5W) - Reference Design

PMP10600

 
Overview

This PMP10600.1 reference design provides all the power rails required to power the Xilinx® Zynq® 7000 Series (XC7Z015) FPGA. This design uses multiple LMZ3 series modules, multiple LDOs, and a DDR termination regulator. It also has an LM3880 for power-up and power-down sequencing. This design uses a 12V input voltage.

characteristic
  • ● Provides all power rails required for Xilinx® Zynq® 7000 Series (XC7Z015)
  • ●The design has been optimized to support 12V input
  • ● Onboard power-on and power-off sequencing
  • ●Support DDR3 storage devices
  • ● Modular design, easy to use

Backlog Impt notice changes Backlog Impt notice changes end
参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2025-06-26 23:43:20

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号