p2AMLd2f

STC8G1K08A_board

 
Overview
STC8G1K08A Ultra-Small System Board
Note:

Except for P3.0 and P3.1, all other I/O ports are in a high-impedance input state after power-on. Users
must configure the I/O port mode before using it.
All I/O ports can be set to quasi-bidirectional port mode, strong push-pull output mode, open-drain output mode
, or high-impedance input mode. Additionally, each I/O port can independently enable its internal 4K pull-up resistor
. When P5.4 is enabled as the reset pin, the reset level is low.
For the STC8G1K08 series B version chip, P5.4 is used as an I/O port. When using the port, the current should not exceed 50mA,
and strong impacts should be avoided.
The USB download supported by the STC8G1K08 series B version chip is a software-simulated USB connection via the I/O port. Due to factors such as manufacturing process and temperature, a certain percentage of chips may fail to perform USB downloads. Actual testing shows that the failure rate is approximately 5% to 8%.

Four chips (V1.0) were soldered: one 08 chip, two 08A chips, and one 17 chip. The 17 chip failed to perform USB downloads.
Version 2.0: Optimized silkscreen and layout.
参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2026-03-25 21:57:50

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号