EEWORLDEEWORLDEEWORLD

Part Number

Search

TF70914Y

Description
Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 1400V V(DRM), 1400V V(RRM), 1 Element
CategoryAnalog mixed-signal IC    Trigger device   
File Size314KB,12 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric Compare View All

TF70914Y Overview

Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 1400V V(DRM), 1400V V(RRM), 1 Element

TF70914Y Parametric

Parameter NameAttribute value
MakerMicrosemi
package instructionDISK BUTTON, O-CEDB-N2
Reach Compliance Codeunknown
Nominal circuit commutation break time25 µs
ConfigurationSINGLE
Critical rise rate of minimum off-state voltage300 V/us
Maximum DC gate trigger current200 mA
Maximum DC gate trigger voltage3 V
JESD-30 codeO-CEDB-N2
Maximum leakage current40 mA
On-state non-repetitive peak current12000 A
Number of components1
Number of terminals2
Maximum on-state current900000 A
Maximum operating temperature125 °C
Minimum operating temperature-45 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeROUND
Package formDISK BUTTON
Certification statusNot Qualified
Maximum rms on-state current900 A
Off-state repetitive peak voltage1400 V
Repeated peak reverse voltage1400 V
surface mountYES
Terminal formNO LEAD
Terminal locationEND
Trigger device typeSCR
Base Number Matches1

TF70914Y Related Products

TF70914Y TF70906Y TF70908Y TF70910Y TF70912Y
Description Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 1400V V(DRM), 1400V V(RRM), 1 Element Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 600V V(DRM), 600V V(RRM), 1 Element Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 800V V(DRM), 800V V(RRM), 1 Element Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 1000V V(DRM), 1000V V(RRM), 1 Element Silicon Controlled Rectifier, 900A I(T)RMS, 900000mA I(T), 1200V V(DRM), 1200V V(RRM), 1 Element
Maker Microsemi Microsemi Microsemi Microsemi Microsemi
package instruction DISK BUTTON, O-CEDB-N2 DISK BUTTON, O-CEDB-N2 DISK BUTTON, O-CEDB-N2 DISK BUTTON, O-CEDB-N2 DISK BUTTON, O-CEDB-N2
Reach Compliance Code unknown unknown unknown unknown unknown
Nominal circuit commutation break time 25 µs 25 µs 25 µs 25 µs 25 µs
Configuration SINGLE SINGLE SINGLE SINGLE SINGLE
Critical rise rate of minimum off-state voltage 300 V/us 300 V/us 300 V/us 300 V/us 300 V/us
Maximum DC gate trigger current 200 mA 200 mA 200 mA 200 mA 200 mA
Maximum DC gate trigger voltage 3 V 3 V 3 V 3 V 3 V
JESD-30 code O-CEDB-N2 O-CEDB-N2 O-CEDB-N2 O-CEDB-N2 O-CEDB-N2
Maximum leakage current 40 mA 40 mA 40 mA 40 mA 40 mA
On-state non-repetitive peak current 12000 A 12000 A 12000 A 12000 A 12000 A
Number of components 1 1 1 1 1
Number of terminals 2 2 2 2 2
Maximum on-state current 900000 A 900000 A 900000 A 900000 A 900000 A
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -45 °C -45 °C -40 °C -45 °C -45 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
Package shape ROUND ROUND ROUND ROUND ROUND
Package form DISK BUTTON DISK BUTTON DISK BUTTON DISK BUTTON DISK BUTTON
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum rms on-state current 900 A 900 A 900 A 900 A 900 A
Off-state repetitive peak voltage 1400 V 600 V 800 V 1000 V 1200 V
Repeated peak reverse voltage 1400 V 600 V 800 V 1000 V 1200 V
surface mount YES YES YES YES YES
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal location END END END END END
Trigger device type SCR SCR SCR SCR SCR
SDRAM VHDL, Verilog IP core with description
Absolutely practical SDRAM controller code...
wenhuawu FPGA/CPLD
Interrupt handling
I have roughly understood the principle and processing flow, but can anyone give me a specific process? That is, how can I add my own interrupt in my system?...
123000 Embedded System
Problems encountered during ads2020 installation
I had installed the 201601 version before, but the license was not usable, so I downloaded the ads2020 version from Teacher Wu Chuanbin. After installing it according to his tutorial, I couldn't open ...
EvanF RF/Wirelessly
The main process of designing circuits using high-level languages
When designing circuits with high-level languages, the main process is as follows: VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Translated into Chinese, it...
settleinsh FPGA/CPLD
Some doubts about flash operation?
[color=#000000]1. Questions about ecc and spare area format: [/color][b][/b] The details are as follows: In the code, I saw such an operation when the system starts, calling the flash driver to read t...
ericalee Embedded System
Is there any information about Ericsson?
Is there any Ericsson information? I need it urgently...:time:...
123w RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2925  2005  1337  2519  2098  59  41  27  51  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号