datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Programmable logic devices> Programmable logic> XC9536XV-7VQ44I
PDF
Preview

XC9536XV-7VQ44I

Description
EE PLD, 7.5 ns, PQFP44
CategoryProgrammable logic devices    Programmable logic   
File Size66KB，8 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric Compare View All

XC9536XV-7VQ44I Overview

EE PLD, 7.5 ns, PQFP44

XC9536XV-7VQ44I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeQFP
package instructionTQFP, TQFP44,.47SQ,32
Contacts44
Reach Compliance Code_compli
Other featuresYES
maximum clock frequency125 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G44
JESD-609 codee0
JTAG BSTYES
length10 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines34
Number of macro cells36
Number of terminals44
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize0 DEDICATED INPUTS, 34 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeTQFP
Encapsulate equivalent codeTQFP44,.47SQ,32
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE
Peak Reflow Temperature (Celsius)225
power supply1.8/3.3,2.5 V
Programmable logic typeFLASH PLD
propagation delay7.5 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage2.62 V
Minimum supply voltage2.37 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width10 mm

Preview

Download Datasheet
0
R
XC9536XV High-performance
CPLD
0
1
DS053 (v2.6) April 15, 2005
Product Specification
For a general estimate of I
CC
, the following equation may be
used:
P
TOTAL
= P
INT
+ P
IO
= I
CCINT
x V
CCINT
+ P
IO
Separating internal and I/O power here is convenient
because XC9500XV CPLDs also separate the correspond-
ing power pins. P
IO
is a strong function of the load capaci-
tance driven, so it is handled by I = CVf. I
CCINT
is another
situation that reflects the actual design considered and the
internal switching speeds. An estimation expression for
I
CCINT
(taken from simulation) is:
I
CCINT
(mA) = MC
HS
(0.122 X PT
HS
+ 0.238) + MC
LP
(0.042 x
PT
LP
+ 0.171) + 0.04(MC
HS
+ MC
LP
) x f
MAX
x MC
TOG
where:
MC
HS
= # macrocells used in high speed mode
MC
LP
= #macrocells used in low power mode
PT
HS
= average p-terms used per high speed macrocell
PT
LP
= average p-terms used over low power macrocell
f
MAX
= max clocking frequency in the device
MC
TOG
= % macrocells toggling on each clock (12% is
frequently a good estimate
This calculation was derived from laboratory measurements
of an XC9500XV part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual I
CC
value varies with the design application and should be veri-
fied during normal system operation.
Figure 1
shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
application note
XAPP361, “Planning for High Speed
XC9500XV Designs.”
60
50
Typical I
CC
(mA)
200 MHz
Features
•
•
36 macrocells with 800 usable gates
Available in small footprint packages
- 44-pin PLCC (34 user I/O pins)
- 44-pin VQFP (34 user I/O pins)
- 48-pin CSP (36 user I/O pins)
Optimized for high-performance 2.5V systems
- Low power operation
- Multi-voltage operation
Advanced system features
- In-system programmable
- Superior pin-locking and routability with
Fast CONNECT™ II switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with
individual product-term allocation
- Local clock inversion with three global and one
product-term clocks
- Individual output enable per output pin
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold circuitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
- 20 year data retention
- ESD protection exceeding 2,000V
Pin-compatible with 3.3V-core XC9536XL device in the
44-pin PLCC, 44-pin VQFP, and 48-pin CSP packages
•
•
•
•
•
•
•
Description
The XC9536XV is a 2.5V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of two
54V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See
Figure 2
for architecture
overview.
40
H ig
h
for
P er
ma
n ce
120 MHz
er
30
20
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XV device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
P
Low
ow
10
0
50
100
150
Clock Frequency (MHz)
200
DS053_01_121501
Figure 1:
Typical I
CC
vs. Frequency for XC9536XV
© 2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS053 (v2.6) April 15, 2005
Product Specification
www.xilinx.com
1

XC9536XV-7VQ44I Related Products

XC9536XV-7VQ44I XC9536XV-7VQ44C XC9536XV-7PC44I XC9536XV-5VQ44C XC9536XV-7PC44C XC9536XV-5CS48C XC9536XV-7CS48I XC9536XV XC9536XV-7CS48C XC9536XV-5PC44C
Description EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 5 ns, PBGA48 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 5 ns, PQCC44
Number of terminals 44 44 44 44 44 48 48 44 48 44
Maximum operating temperature 85 °C 70 °C 85 °C 70 °C 70 °C 70 °C 85 °C 70 Cel 70 °C 70 °C
organize 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 34 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Programmable logic type FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD electronic programmable logic devices FLASH PLD FLASH PLD
surface mount YES YES YES YES YES YES YES Yes YES YES
Temperature level INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING J BEND GULL WING J BEND BALL BALL GULL WING BALL J BEND
Terminal location QUAD QUAD QUAD QUAD QUAD BOTTOM BOTTOM Four BOTTOM QUAD
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible - incompatible incompatible
Maker XILINX XILINX XILINX XILINX XILINX - XILINX - XILINX XILINX
Parts packaging code QFP QFP LCC QFP LCC BGA BGA - BGA LCC
package instruction TQFP, TQFP44,.47SQ,32 TQFP, TQFP44,.47SQ,32 PLASTIC, LCC-44 TQFP, TQFP44,.47SQ,32 PLASTIC, LCC-44 CSP-48 CSP-48 - CSP-48 PLASTIC, LCC-44
Contacts 44 44 44 44 44 48 48 - 48 44
Reach Compliance Code _compli _compli _compli _compli _compli _compli _compli - _compli _compli
Other features YES YES YES YES YES YES YES - YES YES
In-system programmable YES YES YES YES YES YES YES - YES YES
JESD-30 code S-PQFP-G44 S-PQFP-G44 S-PQCC-J44 S-PQFP-G44 S-PQCC-J44 S-PBGA-B48 S-PBGA-B48 - S-PBGA-B48 S-PQCC-J44
JESD-609 code e0 e0 e0 e0 e0 e0 e0 - e0 e0
JTAG BST YES YES YES YES YES YES YES - YES YES
length 10 mm 10 mm 16.5862 mm 10 mm 16.5862 mm 7 mm 7 mm - 7 mm 16.5862 mm
Humidity sensitivity level 3 3 3 3 3 3 3 - 3 3
Number of I/O lines 34 34 34 34 34 36 36 - 36 34
Number of macro cells 36 36 36 36 36 36 36 - 36 36
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TQFP TQFP QCCJ TQFP QCCJ FBGA FBGA - FBGA QCCJ
Encapsulate equivalent code TQFP44,.47SQ,32 TQFP44,.47SQ,32 LDCC44,.7SQ TQFP44,.47SQ,32 LDCC44,.7SQ BGA48,7X7,32 BGA48,7X7,32 - BGA48,7X7,32 LDCC44,.7SQ
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE - SQUARE SQUARE
Package form FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE CHIP CARRIER FLATPACK, THIN PROFILE CHIP CARRIER GRID ARRAY, FINE PITCH GRID ARRAY, FINE PITCH - GRID ARRAY, FINE PITCH CHIP CARRIER
Peak Reflow Temperature (Celsius) 225 225 225 225 225 240 240 - 240 225
power supply 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V - 1.8/3.3,2.5 V 1.8/3.3,2.5 V
propagation delay 7.5 ns 7.5 ns 7.5 ns 5 ns 7.5 ns 5 ns 7.5 ns - 7.5 ns 5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 4.57 mm 1.2 mm 4.57 mm 1.8 mm 1.8 mm - 1.8 mm 4.57 mm
Maximum supply voltage 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V - 2.62 V 2.62 V
Minimum supply voltage 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V - 2.37 V 2.37 V
Nominal supply voltage 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V - 2.5 V 2.5 V
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS - CMOS CMOS
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) - Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15)
Terminal pitch 0.8 mm 0.8 mm 1.27 mm 0.8 mm 1.27 mm 0.8 mm 0.8 mm - 0.8 mm 1.27 mm
Maximum time at peak reflow temperature 30 30 30 30 30 30 30 - 30 30
width 10 mm 10 mm 16.5862 mm 10 mm 16.5862 mm 7 mm 7 mm - 7 mm 16.5862 mm
ECCN code - - EAR99 EAR99 EAR99 EAR99 EAR99 - EAR99 EAR99

Recommended Resources

One of the no-load automatic stop circuits of thyristor AC arc welding machine

TV transmitter circuit

Simple level

Electronic dice circuit

Telephone answering machine circuit diagram with timekeeping function

24V, 2A regulated power supply circuit

Ask the experts for analog electronics knowledge
In the equivalent circuit of the long-tail differential amplifier circuit, what is the equivalent grounding of the transistor emitter? The analog electronics book says "Since the position of point E d...
whwshiyuan1984 Analog electronics
Cordic IP phase continuity problem
How to ensure the continuity of phase angle when using Cordic IP core to calculate signal phase angle? IP core can only calculate between -pi and pi...
abcd12096565 FPGA/CPLD
Problems with MLC NandFlash K9G8G08
Environment: Eboot + Wince 6.0, pxa270 CPU, Samsung K9G8G08 1G Bytes NandFlash. Phenomenon: Data stored in nandflash is lost. Copy programs into nandflash and they are all available. But they are lost...
双手互搏 Embedded System
[Original] 【Nucleo-F413ZH】Development board evaluation__Environment construction and Yideng Master training manual
[i=s] This post was last edited by Yixiangqingyuan on 2016-12-18 00:54 [/i] It has been three days since I got the board. The board is really beautiful. I put it in front of the computer and can't hel...
一厢情愿 stm32/stm8
armcc compilation problem
strlen("bdfasf"); Compiling with armcc -c results in line 10: Error: C3028E:: implicit cast of pointer to non-equal pointer If strlen(（unsigned char *）"bdfasf"); is compiled without any problem If it ...
benjiangmail ARM Technology
Wind your own transformer
[i=s] This post was last edited by paulhyde on 2014-9-15 03:53 [/i] I want to know how to wind a transformer by myself, parameter calculation and precautions (National Electronic Design Competition, h...
Kinger0 Electronics Design Contest
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. PT03E-14-91P013
  2. SOT-DIV23LF-03-5602-2401-FB
  3. SIT9120AC-1D1-XXE156.250000Y
  4. 10122539-1226092LF
  5. HTMS-137-54-L-S
  6. TSM-119-04-H-SV-A-TR
  7. 8D0-13TT08PD251
  8. NWW3BT221R
  9. 1.5KE200A_R2_00001
  10. GQZ33D_R2_10001
  11. SA180CA_AY_10001
  12. D1272H-10P-01

Popular Articles

  1. Telling Holdings jointly acquires a mobile phone brand Industry insiders: In talks with several
  2. SEMI: Global semiconductor equipment shipments hit a new high in Q2 2021
  3. STM8 MCU serial port sending pin and receiving pin are used separately
  4. Mouser and ON Semiconductor Launch New Resource Platform to Share Insights on New BLDC Motor Control Products
  5. Apple loses orders by switching to RISC-V? Arm: The ecosystem is expected to increase 10 times
  6. Unveiling the secrets behind OPPO's first chip: NPU dedicated to imaging, from IP algorithm to tape-out
  7. Pixel 6a aluminum model images appear, looks very similar to Pixel 6/6Pro from all angles
  8. Aurora Autonomous Driving Safety Case Framework
  9. How to Solve Echo Failure of CIQ-100
  10. Mouser Electronics increases stocking of Panasonic new products, including various modules, capacitors and relays

Technical ResourceMore

  1. Principles and Development and Application of DSP Chips (3rd Edition)
  2. Lighting structure and design courseware
  3. Konka P29MV103 EPROM data
  4. Strategies and techniques for preventing ARP attacks
  5. DEMIG Automatic Diffusion Module
  6. LM324 Introduction and Application
  7. Lenovo LXB-L15C LCD Color Display (PWPC Board Repair) Repair Manual
  8. Stepper Motor Handouts
  9. Use of MCU I/O Ports
  10. LED display production method tutorial

ForumMore

  1. Cordic IP phase continuity problem
  2. Problems with MLC NandFlash K9G8G08
  3. [Original] 【Nucleo-F413ZH】Development board evaluation__Environment construction and Yideng Master training manual
  4. armcc compilation problem
  5. Wind your own transformer
  6. Research and FPGA Design of Image Scaling Algorithm
  7. Could you please help me find out what is wrong with the 18B20 program? The value is wrong and there is no change.
  8. Wireless network card
  9. The transistor problem
  10. EEWORLD University ----TI sports camera and handheld stabilizer solutions

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1229  346  691  1651  1567  25  7  14  34  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号