datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Programmable logic devices> Programmable logic> XC9536XV-7CS48C
PDF
Preview

XC9536XV-7CS48C

Description
EE PLD, 7.5 ns, PQFP44
CategoryProgrammable logic devices    Programmable logic   
File Size66KB，8 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric Compare View All

XC9536XV-7CS48C Overview

EE PLD, 7.5 ns, PQFP44

XC9536XV-7CS48C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeBGA
package instructionCSP-48
Contacts48
Reach Compliance Code_compli
ECCN codeEAR99
Other featuresYES
In-system programmableYES
JESD-30 codeS-PBGA-B48
JESD-609 codee0
JTAG BSTYES
length7 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines36
Number of macro cells36
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 36 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA48,7X7,32
Package shapeSQUARE
Package formGRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)240
power supply1.8/3.3,2.5 V
Programmable logic typeFLASH PLD
propagation delay7.5 ns
Certification statusNot Qualified
Maximum seat height1.8 mm
Maximum supply voltage2.62 V
Minimum supply voltage2.37 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width7 mm

Preview

Download Datasheet
0
R
XC9536XV High-performance
CPLD
0
1
DS053 (v2.6) April 15, 2005
Product Specification
For a general estimate of I
CC
, the following equation may be
used:
P
TOTAL
= P
INT
+ P
IO
= I
CCINT
x V
CCINT
+ P
IO
Separating internal and I/O power here is convenient
because XC9500XV CPLDs also separate the correspond-
ing power pins. P
IO
is a strong function of the load capaci-
tance driven, so it is handled by I = CVf. I
CCINT
is another
situation that reflects the actual design considered and the
internal switching speeds. An estimation expression for
I
CCINT
(taken from simulation) is:
I
CCINT
(mA) = MC
HS
(0.122 X PT
HS
+ 0.238) + MC
LP
(0.042 x
PT
LP
+ 0.171) + 0.04(MC
HS
+ MC
LP
) x f
MAX
x MC
TOG
where:
MC
HS
= # macrocells used in high speed mode
MC
LP
= #macrocells used in low power mode
PT
HS
= average p-terms used per high speed macrocell
PT
LP
= average p-terms used over low power macrocell
f
MAX
= max clocking frequency in the device
MC
TOG
= % macrocells toggling on each clock (12% is
frequently a good estimate
This calculation was derived from laboratory measurements
of an XC9500XV part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual I
CC
value varies with the design application and should be veri-
fied during normal system operation.
Figure 1
shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
application note
XAPP361, “Planning for High Speed
XC9500XV Designs.”
60
50
Typical I
CC
(mA)
200 MHz
Features
•
•
36 macrocells with 800 usable gates
Available in small footprint packages
- 44-pin PLCC (34 user I/O pins)
- 44-pin VQFP (34 user I/O pins)
- 48-pin CSP (36 user I/O pins)
Optimized for high-performance 2.5V systems
- Low power operation
- Multi-voltage operation
Advanced system features
- In-system programmable
- Superior pin-locking and routability with
Fast CONNECT™ II switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with
individual product-term allocation
- Local clock inversion with three global and one
product-term clocks
- Individual output enable per output pin
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold circuitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
- 20 year data retention
- ESD protection exceeding 2,000V
Pin-compatible with 3.3V-core XC9536XL device in the
44-pin PLCC, 44-pin VQFP, and 48-pin CSP packages
•
•
•
•
•
•
•
Description
The XC9536XV is a 2.5V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of two
54V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See
Figure 2
for architecture
overview.
40
H ig
h
for
P er
ma
n ce
120 MHz
er
30
20
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XV device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
P
Low
ow
10
0
50
100
150
Clock Frequency (MHz)
200
DS053_01_121501
Figure 1:
Typical I
CC
vs. Frequency for XC9536XV
© 2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS053 (v2.6) April 15, 2005
Product Specification
www.xilinx.com
1

XC9536XV-7CS48C Related Products

XC9536XV-7CS48C XC9536XV-7VQ44C XC9536XV-7VQ44I XC9536XV-7PC44I XC9536XV-5VQ44C XC9536XV-7PC44C XC9536XV-5CS48C XC9536XV-7CS48I XC9536XV XC9536XV-5PC44C
Description EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 5 ns, PBGA48 EE PLD, 7.5 ns, PQFP44 EE PLD, 7.5 ns, PQFP44 EE PLD, 5 ns, PQCC44
Number of terminals 48 44 44 44 44 44 48 48 44 44
Maximum operating temperature 70 °C 70 °C 85 °C 85 °C 70 °C 70 °C 70 °C 85 °C 70 Cel 70 °C
organize 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 36 I/O 0 DEDICATED INPUTS, 34 I/O 0 DEDICATED INPUTS, 34 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Programmable logic type FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD electronic programmable logic devices FLASH PLD
surface mount YES YES YES YES YES YES YES YES Yes YES
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal form BALL GULL WING GULL WING J BEND GULL WING J BEND BALL BALL GULL WING J BEND
Terminal location BOTTOM QUAD QUAD QUAD QUAD QUAD BOTTOM BOTTOM Four QUAD
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible - incompatible
Maker XILINX XILINX XILINX XILINX XILINX XILINX - XILINX - XILINX
Parts packaging code BGA QFP QFP LCC QFP LCC BGA BGA - LCC
package instruction CSP-48 TQFP, TQFP44,.47SQ,32 TQFP, TQFP44,.47SQ,32 PLASTIC, LCC-44 TQFP, TQFP44,.47SQ,32 PLASTIC, LCC-44 CSP-48 CSP-48 - PLASTIC, LCC-44
Contacts 48 44 44 44 44 44 48 48 - 44
Reach Compliance Code _compli _compli _compli _compli _compli _compli _compli _compli - _compli
ECCN code EAR99 - - EAR99 EAR99 EAR99 EAR99 EAR99 - EAR99
Other features YES YES YES YES YES YES YES YES - YES
In-system programmable YES YES YES YES YES YES YES YES - YES
JESD-30 code S-PBGA-B48 S-PQFP-G44 S-PQFP-G44 S-PQCC-J44 S-PQFP-G44 S-PQCC-J44 S-PBGA-B48 S-PBGA-B48 - S-PQCC-J44
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 - e0
JTAG BST YES YES YES YES YES YES YES YES - YES
length 7 mm 10 mm 10 mm 16.5862 mm 10 mm 16.5862 mm 7 mm 7 mm - 16.5862 mm
Humidity sensitivity level 3 3 3 3 3 3 3 3 - 3
Number of I/O lines 36 34 34 34 34 34 36 36 - 34
Number of macro cells 36 36 36 36 36 36 36 36 - 36
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code FBGA TQFP TQFP QCCJ TQFP QCCJ FBGA FBGA - QCCJ
Encapsulate equivalent code BGA48,7X7,32 TQFP44,.47SQ,32 TQFP44,.47SQ,32 LDCC44,.7SQ TQFP44,.47SQ,32 LDCC44,.7SQ BGA48,7X7,32 BGA48,7X7,32 - LDCC44,.7SQ
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE - SQUARE
Package form GRID ARRAY, FINE PITCH FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE CHIP CARRIER FLATPACK, THIN PROFILE CHIP CARRIER GRID ARRAY, FINE PITCH GRID ARRAY, FINE PITCH - CHIP CARRIER
Peak Reflow Temperature (Celsius) 240 225 225 225 225 225 240 240 - 225
power supply 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V 1.8/3.3,2.5 V - 1.8/3.3,2.5 V
propagation delay 7.5 ns 7.5 ns 7.5 ns 7.5 ns 5 ns 7.5 ns 5 ns 7.5 ns - 5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified
Maximum seat height 1.8 mm 1.2 mm 1.2 mm 4.57 mm 1.2 mm 4.57 mm 1.8 mm 1.8 mm - 4.57 mm
Maximum supply voltage 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V 2.62 V - 2.62 V
Minimum supply voltage 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V 2.37 V - 2.37 V
Nominal supply voltage 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V - 2.5 V
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS - CMOS
Terminal surface Tin/Lead (Sn63Pb37) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) - Tin/Lead (Sn85Pb15)
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 1.27 mm 0.8 mm 1.27 mm 0.8 mm 0.8 mm - 1.27 mm
Maximum time at peak reflow temperature 30 30 30 30 30 30 30 30 - 30
width 7 mm 10 mm 10 mm 16.5862 mm 10 mm 16.5862 mm 7 mm 7 mm - 16.5862 mm

Recommended Resources

Modified voltage stabilized power supply diagram

Electronic automatic turn-on circuit

timing circuit

Simple overcurrent self-locking circuit

Computer motherboard circuit diagram 430TX_22

FFT based on C2000 series DSP
Although TI's C2000 DSP is classified as a high-performance MCU, the performance of other DSPs is still much stronger than the DPS functions in other microcontrollers. C2000 DSPs are easy to get start...
Jacktang Microcontroller MCU
The principle of the reset button of the MSP430 microcontroller
Can you guys help me see if this minimum system diagram is correct, and what is the principle of this reset circuit? Please give me the details....
破歌 stm32/stm8
Which way to go in embedded system?
I am an automation major and will be a junior in September. I learned C language and 51 single-chip microcomputer during my sophomore year. I feel that I have learned the theoretical knowledge well, b...
zlwei Talking about work
The mysterious man behind Jack Ma: His identity is too sensitive for employees to talk about
[p=28, 2, left][color=rgb(0, 0, 0)][font=宋体, Arial, sans-serif][size=16px][color=rgb(0, 0, 0)][url=http://stockhtm.finance.qq.com/hk/ggcx/01688.htm]Alibaba[/url][/color] has been in a precarious situa...
Wince.Android Talking
Great Gods, please analyze this circuit
When the voltage at the Ult_ENA terminal is high, a voltage boost will occur. I don't quite understand the circuit. . ....
15013879084 MCU
Show off the mobile hard disk exchanged for E gold coins
I received this mobile hard drive more than a week ago, so I posted it late. My first mobile hard drive was a Newman one, and I used it for many years, so I trust Newman's mobile hard drives very much...
JUNIC Talking
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. MRBA-1-3KGXRA
  2. JTLN07RE-22-1P(SR)
  3. AE551W20-3SW
  4. 2N1613E3
  5. EPM7128AEFI256-12
  6. 232276362264L
  7. RK1243N-B150KL-30RE
  8. Y402538K3000B0R
  9. AME8500BEFTBD27
  10. A7501AM-TB-H-G15
  11. A2549WRI-S-F-11P-K-G
  12. IRLML5203

Popular Articles

  1. Nexperia Semiconductor: Nexperia 5G PA/TWS/IoT module SiP products are off the assembly line
  2. Galaxy Z Flip3 sales are good: Samsung may cancel the release of Galaxy S21 FE
  3. As the coronavirus rages in Malaysia, chip supply shortages may worsen
  4. TQ2440 bare metal interrupt (soft interrupt swi)
  5. Improving Power Efficiency Using Gallium Nitride (GaN)
  6. How to use a multimeter to test the computer power supply
  7. Introduction to the Oscilloscope's Auto-Setup and Auto-Range
  8. STMicroelectronics is listed among the "Top 100 Global Innovators of 2022"
  9. Functional features and application scope of OTM2620 portable 100G tester
  10. How to use the transformer ratio tester_What can the transformer ratio tester test?

Technical ResourceMore

  1. Konka K machine CPU9830 EPROM data (1)
  2. Bit Error Rate and Constellation Diagram Simulation of QPSK System
  3. Micrometer screw courseware (video tutorial)
  4. Research on high-speed optical switches based on compound semiconductor materials
  5. LVDS Application Manual
  6. Aurora Remote Security Assessment System Product White Paper
  7. Design of non-contact remote automatic temperature measuring instrument
  8. Optical fiber communication engineering
  9. Selection method of residual current protection device RCD
  10. Greek network electronic magazine editing system.

ForumMore

  1. Show off the mobile hard disk exchanged for E gold coins
  2. 128 Capture Mode
  3. c# ftp client?
  4. Recommend a video teaching material website to forum friends who need video tutorials in various subjects
  5. I have some questions about arm assembly. Could you please explain them to me? Thank you!
  6. Occupy the posting position, ESP32---WS2812 16*16 dot matrix drawing points, lines and surfaces
  7. 09.22【Weekly Discussion】It’s so cheap, is there really such an event?
  8. ASM1117 SOT-323 heat sink problem?
  9. AVR TFT driver display problem
  10. 《VLMC Laser Engraving Machine》Part 3, VLMC Laser Engraving Machine Disassembly --- 3.1, Mechanical Part

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1586  2795  1881  35  1664  32  57  38  1  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号