MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Quad TTL to MECL Translator
The MC10124 is a quad translator for interfacing data and control signals
between a saturated logic section and the MECL section of digital systems. The
MC10124 has TTL compatible inputs, and MECL complementary open–emitter
outputs that allow use as an inverting/ non–inverting translator or as a
differential line driver. When the common strobe input is at the low logic level, it
forces all true outputs to a MECL low logic state and all inverting outputs to a
MECL high logic state.
Power supply requirements are ground, +5.0 Volts, and –5.2 Volts.
Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are
standard or Schottky TTL in, MECL 10,000 out.
An advantage of this device is that TTL level information can be transmitted
differentially, via balanced twisted pair lines, to the MECL equipment, where the
signal can be received by the MC10115 or MC10116 differential line receivers.
The MC10124 is useful in computers, instrumentation, peripheral controllers,
test equipment, and digital communications systems.
PD = 380 mW typ/pkg (No Load)
tpd = 3.5 ns typ (+ 1.5 Vdc in to 50% out)
tr, tf = 2.5 ns typ (20%–80%)
MC10124
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
P SUFFIX
PLASTIC PACKAGE
CASE 648–08
FN SUFFIX
PLCC
CASE 775–02
DIP
PIN ASSIGNMENT
BOUT
AOUT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
COUT
DOUT
DOUT
COUT
DIN
CIN
VCC
LOGIC DIAGRAM
BOUT
AOUT
4
2
3
1
AIN
COMMON
STROBE
BIN
VEE
5
6
7
10
12
15
13
14
11
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
Gnd
=
VCC (+5.0Vdc) =
VEE (–5.2Vdc) =
PIN 16
PIN 9
PIN 8
3/93
©
Motorola, Inc. 1996
3–82
REV 5
MC10124
ELECTRICAL CHARACTERISTICS
Test Limits
Pin
Pi
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
–1.060
–1.060
–1.890
–1.890
–1.080
–1.080
–1.655
–1.655
5.5
5.5
–1.5
–1.5
–0.890
–0.890
–1.675
–1.675
–0.960
–0.960
–1.850
–1.850
–0.980
–0.980
–1.630
–1.630
–30°C
Min
Max
72
16
25
200
50
–12.8
–3.2
5.5
5.5
–1.5
–1.5
–0.810
–0.810
–1.650
–1.650
–0.890
–0.890
–1.825
–1.825
–0.910
–0.910
–1.595
–1.595
Min
+25°C
Typ
Max
66
16
25
200
50
–12.8
–3.2
5.5
5.5
–1.5
–1.5
–0.700
–0.700
–1.615
–1.615
Min
+85°C
Max
72
18
25
200
50
–12.8
–3.2
Unit
mAdc
mAdc
mAdc
µAdc
mAdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
ns
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
1.5
1.0
1.5
1.0
1.5
1.0
1.0
6.8
6.0
6.8
6.0
6.8
6.0
4.2
1.0
1.0
1.0
1.0
1.0
1.0
1.1
3.5
3.5
3.5
3.5
3.5
3.5
2.5
6.0
6.0
6.0
6.0
6.0
6.0
3.9
1.0
1.5
1.0
1.5
1.0
1.5
1.1
6.0
6.8
6.0
6.8
6.0
6.8
4.3
Characteristic
Negative Power Supply Drain
Current
Positive Power Supply Drain
pp y
Current
C
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
Propagation Delay
(+3.5Vdc to 50%)
1
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
1.0
4.2
1.1
2.5
3.9
1.1
4.3
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
MECL Data
DL122 — Rev 6
3–83
MOTOROLA
MC10124
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
–30°C
+25°C
+85°C
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
6,7
6,7
6,7
6,7
6
6
6
6
+6.0 V
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
7
7
6
6
6
6
6
Pulse In
6
6
7
7
7
7
7
7
7
7
7
Pulse Out
1
1
1
1
3
3
1
5,7,10,11
6
5,7,10,11
6
6
7
5,6,7,10,11
VIH
+4.0
+4.0
+4.0
VILmax
+0.40
+0.40
+0.40
VIHA’
+2.00
+1.80
+1.80
VILA’
+1.10
+1.10
+0.90
VF
+0.40
+0.40
+0.40
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
VIH
VILmax
VIHA’
VILA’
VF
Gnd
G d
16
16
5,6,7,10,11,16
Characteristic
Negative Power Supply Drain
Current
Positive Power Supply Drain
pp y
Current
C
t
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
16
16
16
16
5,7,10,11,16
6,16
16
16
16
16
16
16
16
16
16
16
+2.0 V
16
16
16
16
16
16
16
Propagation Delay
(+3.5Vdc to 50%)
1
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
6
7
1
16
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
MOTOROLA
3–84
MECL Data
DL122 — Rev 6
MC10124
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
–30°C
+25°C
+85°C
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
6
7
VR
+2.40
+2.40
+2.40
VCC
+5.00
+5.00
+5.00
VEE
–5.2
–5.2
–5.2
II
–10
–10
–10
(mA)
Iin
+1.0
+1.0
+1.0
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
VR
VCC
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
+7.0 V
VEE
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
–3.2 V
8
8
8
8
8
8
8
6
7
6
7
II
Iin
Gnd
G d
16
16
5,6,7,10,11,16
Characteristic
Negative Power Supply Drain
Current
Positive Power Supply Drain
pp y
Current
C
t
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
16
16
16
16
5,7,10,11,16
6,16
16
16
16
16
16
16
16
16
16
16
+2.0 V
16
16
16
16
16
16
16
Propagation Delay
(+3.5Vdc to 50%)
1
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
9
9
9
9
9
9
9
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
9
8
16
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
MECL Data
DL122 — Rev 6
3–85
MOTOROLA
MC10124
SWITCHING TIME TEST CIRCUIT
Vin
+6.0 Vdc
VCC
+7.0 Vdc
25
µF
0.1
µF
Vout
NAND
Vout
AND
Coax
0.1
µF
Coax
Coax
Input
Pulse Generator
5
6
7
10
11
4
2
3
1
12
15
13
14
16
8
0.1
µF
Unused outputs connected to a
50–ohm resistor to ground.
Input Pulse
t+ = t– = 5.5
±0.5
ns
(10 to 90%)
0.1
µF
50–ohm termination to ground lo–
cated in each scope channel input.
All input and output cables to the
scope are equal lengths of 50–ohm
coaxial cable. Wire length should be
< 1/4 inch from TPin to input pin and
TPout to output pin.
25
µF
+ 2.0 Vdc
–3.2 Vdc
VEE
NOTE: All power supply and logic levels are shown
shifted 2 volts positive.
MOTOROLA
3–86
MECL Data
DL122 — Rev 6
京公网安备 11010802033920号
EEWORLD
