D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MC10124
Quad TTL to MECL
Translator
The MC10124 is a quad translator for interfacing data and control
signals between a saturated logic section and the MECL section of
digital systems. The MC10124 has TTL compatible inputs, and
MECL complementary open–emitter outputs that allow use as an
inverting/ non–inverting translator or as a differential line driver.
When the common strobe input is at the low logic level, it forces all
true outputs to a MECL low logic state and all inverting outputs to a
MECL high logic state.
Power supply requirements are ground, +5.0 Volts, and –5.2 Volts.
Propagation delay of the MC10124 is typically 3.5 ns. The dc levels
are standard or Schottky TTL in, MECL 10,000 out.
An advantage of this device is that TTL level information can be
transmitted differentially, via balanced twisted pair lines, to the MECL
equipment, where the signal can be received by the MC10115 or
MC10116 differential line receivers. The MC10124 is useful in
computers, instrumentation, peripheral controllers, test equipment,
and digital communications systems.
•
PD = 380 mW typ/pkg (No Load)
•
tpd = 3.5 ns typ (+ 1.5 Vdc in to 50% out)
•
tr, tf = 2.5 ns typ (20%–80%)
LOGIC DIAGRAM
5
6
7
4
2
3
1
12
15
13
14
PIN 16
PIN 9
PIN 8
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
http://onsemi.com
MARKING
DIAGRAMS
16
CDIP–16
L SUFFIX
CASE 620
1
16
PDIP–16
P SUFFIX
CASE 648
1
1
PLCC–20
FN SUFFIX
CASE 775
10124
AWLYYWW
MC10124P
AWLYYWW
MC10124L
AWLYYWW
10
11
Gnd
=
VCC (+5.0Vdc) =
VEE (–5.2Vdc) =
ORDERING INFORMATION
Device
MC10124L
MC10124P
Package
CDIP–16
PDIP–16
PLCC–20
Shipping
25 Units / Rail
25 Units / Rail
46 Units / Rail
DIP PIN ASSIGNMENT
BOUT
AOUT
BOUT
AOUT
AIN
COMMON
STROBE
BIN
VEE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
COUT
DOUT
DOUT
COUT
DIN
CIN
VCC
MC10124FN
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18
of the ON Semiconductor MECL Data Book (DL122/D).
©
Semiconductor Components Industries, LLC, 2000
1
March, 2000 – Rev. 6
Publication Order Number:
MC10124/D
MC10124
ELECTRICAL CHARACTERISTICS
Test Limits
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
–1.060
–1.060
–1.890
–1.890
–1.080
–1.080
–1.655
–1.655
5.5
5.5
–1.5
–1.5
–0.890
–0.890
–1.675
–1.675
–0.960
–0.960
–1.850
–1.850
–0.980
–0.980
–1.630
–1.630
–30°C
Min
Max
72
16
25
200
50
–12.8
–3.2
5.5
5.5
–1.5
–1.5
–0.810
–0.810
–1.650
–1.650
–0.890
–0.890
–1.825
–1.825
–0.910
–0.910
–1.595
–1.595
Min
+25°C
Typ
Max
66
16
25
200
50
–12.8
–3.2
5.5
5.5
–1.5
–1.5
–0.700
–0.700
–1.615
–1.615
Min
+85°C
Max
72
18
25
200
50
–12.8
–3.2
Unit
mAdc
mAdc
mAdc
µAdc
mAdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
ns
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
1.5
1.0
1.5
1.0
1.5
1.0
1.0
6.8
6.0
6.8
6.0
6.8
6.0
4.2
1.0
1.0
1.0
1.0
1.0
1.0
1.1
3.5
3.5
3.5
3.5
3.5
3.5
2.5
6.0
6.0
6.0
6.0
6.0
6.0
3.9
1.0
1.5
1.0
1.5
1.0
1.5
1.1
6.0
6.8
6.0
6.8
6.0
6.8
4.3
Characteristic
Negative Power Supply
Drain Current
Positive Power Supply
Drain Current
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
Load)
(50Ω
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
Propagation Delay
(+3.5Vdc to 50%)
1
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
1.0
4.2
1.1
2.5
3.9
1.1
4.3
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
http://onsemi.com
2
MC10124
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
–30°C
+25°C
+85°C
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
6,7
6,7
6,7
6,7
6
6
6
6
+6.0 V
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
7
7
6
6
6
6
6
Pulse In
6
6
7
7
7
7
7
7
7
7
7
Pulse Out
1
1
1
1
3
3
1
5,7,10,11
6
5,7,10,11
6
6
7
5,6,7,10,11
VIH
+4.0
+4.0
+4.0
VILmax
+0.40
+0.40
+0.40
VIHA’
+2.00
+1.80
+1.80
VILA’
+1.10
+1.10
+0.90
VF
+0.40
+0.40
+0.40
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
VIH
VILmax
VIHA’
VILA’
VF
Gnd
16
16
5,6,7,10,11,16
Characteristic
Negative Power Supply Drain
Current
Positive Power Supply Drain
Current
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
16
16
16
16
5,7,10,11,16
6,16
16
16
16
16
16
16
16
16
16
16
+2.0 V
16
16
16
16
16
16
16
Propagation Delay
(+3.5Vdc to 50%)
1
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
6
7
1
16
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
http://onsemi.com
3
MC10124
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
–30°C
+25°C
+85°C
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
6
7
VR
+2.40
+2.40
+2.40
VCC
+5.00
+5.00
+5.00
VEE
–5.2
–5.2
–5.2
II
–10
–10
–10
(mA)
Iin
+1.0
+1.0
+1.0
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
VR
VCC
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
+7.0 V
VEE
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
–3.2 V
8
8
8
8
8
8
8
6
7
6
7
II
Iin
Gnd
16
16
5,6,7,10,11,16
Characteristic
Negative Power Supply Drain
Current
Positive Power Supply Drain
Current
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
IE
ICCH
ICCL
IR
IF
BVin
VI
VOH
VOL
VOHA
VOLA
16
16
16
16
5,7,10,11,16
6,16
16
16
16
16
16
16
16
16
16
16
+2.0 V
16
16
16
16
16
16
16
Propagation Delay
(+3.5Vdc to 50%)
1
t6+1+
t6–1–
t7+1+
t7–1–
t7+3–
t7–3+
t1+
1
1
1
1
3
3
1
9
9
9
9
9
9
9
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
t1–
1
9
8
16
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
http://onsemi.com
4
京公网安备 11010802033920号
EEWORLD
