EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6416FD23ER

Description
Dual LDO Voltage Regulator with “GreenOperation”
File Size2MB,31 Pages
Manufacturer
Download Datasheet View All

XC6416FD23ER Overview

Dual LDO Voltage Regulator with “GreenOperation”

XC6416
Series
Dual LDO Voltage Regulator with “GreenOperation”
JTR0333-006
■GENERAL
DESCRIPTION
☆GreenOperation
Compatible
The XC6416 series is a high accurate, low noise, high ripple rejection, and low dropout CMOS Dual regulator with
GreenOperation function. The series includes a reference voltage source, an error amplifier, a current limiter, and a phase
compensation circuit.
GreenOperation function provides high speed operation, low power consumption and high efficiencies by automatically
switching between a high speed mode (HS) and a power save mode (PS) depending on the load current level. The
switching point of the GreenOperation to the output current is being fixed inside the IC, thus providing operating conditions
with the most suitable level of supply current for the application. The USP-6C package has GO pin. If a high level singal is
input to the GO pin, the XC6416 can be used as a high speed fixed mode regulator.
The EN function turns each output of the two regulators independently. In this state, the electric charge at the output
capacitor (C
L
) is discharged via the internal auto-discharge switch, and as a result the V
OUT
voltage quickly returns to the V
SS
level. The output stabilization capacitor (C
L
) is also compatible with low ESR ceramic capacitors. Output voltage is
selectable in 0.05V increments within a range of 0.8V ~4.0V, using laser trimming technologies. The series includes a
fold-back circuit, which aids the operation of the current limiter and circuit protection.
■APPLICATIONS
Mobile phones
Cordless phones, wireless communication equipment
Portable games
Cameras, video recorders
Portable audio equipment
PDAs
FEATURES
Maximum Output Current
Dropout Voltage
Operating Voltage Range
Output Voltage Range
High Output Accuracy
: 200mA (300mA limit, TYP.)
: 95mV@I
OUT
=100mA, V
OUT
=3.0V
: 1.5V~6.0V
: 0.8V~4.0V (0.05V increments)
: ±1% <XC6416A/B/C/D in HS Mode>
±0.02V @ V
OUT
≦1.95V
±2% <XC6416E/F/G/H in HS Mode>
±0.03V @ V
OUT
≦1.45V
±3% <XC6416A~H in PS Mode>
±0.06V @ V
OUT
≦1.95V
Low Power Consumption
: 5μA/ch @ PS mode (TYP.)
28μA/ch @ HS mode (TYP.)
Stand-by Current
: Less than 0.1μA
Ripple Rejection Rate
: 60dB @ 1kHz
Operating Temperature Range: - 40
O
C ~ 85
O
C
Low ESR Capacitor
: 1.0μF Ceramic Capacitor Compatible
Small Packages
: USP-6C, SOT-26
■TYPICAL
APPLICATION CIRCUITS
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●負荷過渡応答
●Load
Transient Response
XC6416CCxxER(V
OUT
=2.8V)
V
IN
=3.8V、Ta=25℃
tr=5μs
C
IN
=1.0μF(ceramic)、C
L
=1.0μF(ceramic)
2.9
2.8
Ouput Voltage : V
OUT
[V]
2.7
2.6
2.5
2.4
2.3
I
OUT
=0.1mA
Output Current : I
OUT
=50mA
300
Output Voltage : V
OUT
(HS Mode)
250
200
150
100
50
0
Output Current : I
OUT
[mA]
Output Voltage : V
OUT
(GO Mode)
Time (10μs/div)
1/30
Analysis of Linux Kernel IP Queue Mechanism (Part 3) - Analysis of ip_queue Kernel Module
Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...
fish001 Linux and Android
Why does the transistor loss in the OCL circuit increase with increasing frequency?
The circuit is shown in the figure. The front-stage transistors of the OCL circuit are: NPN-PBSS8110Y, PNP-PBSS9110Y. The models of the rear-stage transistors are: NPN-NSS1C301ET4G, PNP-NSS1C300ET4G. ...
咖啡不加冰 Analog electronics
[Ask] SuperIO watchdog issue
I am working on the software side of a hardware project and now I have a problem that I would like to ask for a solution. A motherboard is connected to an MCU, which controls the voltage regulation or...
fengboning Embedded System
DCDC ripple experiment
Notes on using an oscilloscope to test rippleMeasure using the AC coupling mode of the oscilloscopeBecause the oscilloscope head cover is easy to introduce noise, the probe head cover must be removed ...
灞波儿奔 Analogue and Mixed Signal
Solution to the problem of automatic restart of the target board when debugging the UP-TECH2410 board with JLINK
The problem is this: About a month ago, I built a S3C2410 project on IAR6.1. I have two boards, one FS2410 board from Youlong and two UP-TECH2410 boards from Broadcom. There are two debuggers for that...
zsjalive Integrated technical exchanges
Help! FPGA 1.2V short circuit to ground
[color=#666666][font=arial, 宋体]I soldered a board myself. It was running fine, but suddenly the program configuration failed. I measured and found that the 1.2V would short-circuit as soon as it was p...
鹰翔寰宇不会变 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1706  1084  897  228  633  35  22  19  5  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号