• You can log in to your eeworld account to continue watching:
  • Application principle of TLV5618 DAC with SPI interface
  • Login
  • Duration:38 minutes and 23 seconds
  • Date:2019/12/09
  • Uploader:JFET
Introduction
keywords: FPGA ModelSim UDP quartusii

This set of courses is a recorded course of Xiaomei’s field training class in 2019. It is rich in content, high in knowledge, and carefully edited, so the viewing experience is good.

The course content is arranged as follows:

Basic solidification stage (Lessons 1 to 21).

This stage mainly uses some simple examples of theoretical background knowledge as the basis for course development, allowing students to start with basic lighting and understand step by step how Verilog designs FPGA digital logic. Common methods and techniques. A few seemingly inadvertent experiments, according to the arrangement of our course content, you will find that by doing it, you will have mastered the core of the linear sequence machine and the design and use of the state machine. Everything was so natural, but it came naturally. Not only did I understand the principles and methods, but I also realized the advantages of these design methods and mastered the skills of using these design methods.

At the same time, this stage is also a debugging ability development stage. Through these not-too-difficult experiments and courses, students can gradually learn and practice how to use modelsim to simulate the designed code and how to debug it. In the eyes of many people, simulation is just a means to verify whether the results are correct. In fact, the greater role of simulation is to assist debugging. When the simulation results are not as expected, how to analyze the root cause of the problem and how to use simulation and debugging skills Find the problem.

System modeling stage (Lessons 22 to 42)

This stage uses simple but comprehensive examples to raise the issue of collaborative work between multiple modules, and how to design reasonable interfaces so that each module can correctly interact with Other modules communicate with each other and exchange data. When the system design encounters problems, how to analyze and debug them one by one.

The example strengthening stage (lessons 23 to 70)

starts from the implementation of I2C protocol, to the debugging of camera image collection and display system, to the implementation of simple image conversion algorithm, from the implementation of Gigabit Ethernet underlying protocol to the implementation of Ethernet image transmission. Organically combine protocols with strong practicability and rich knowledge points to realize a practical Ethernet image transmission system.

Applicable objects:

Suitable for undergraduates, graduate students, working students or engineers in electronic information, communications, mechanical electronics and other related majors. It is emphasized that it must be a group with the purpose of self-study.

Unsuitable people:

1. People who are in a hurry and want to get things done quickly in a few days. (Maybe there is such an expert in the world who can help you learn FPGA quickly in a few days, but at least Xiaomei does not have this ability)

2. People who just watch the videos and think that they can learn it, and are unwilling to practice according to the course arrangements. (The course shares knowledge and experience, but developing FPGA requires the ability to write code, verify and debug. How to transform knowledge and experience into abilities? There is no shortcut, just practice! Practice! Practice! Practice!) 3.

Endurance Poor: Those who are unwilling to persevere when encountering difficulties, unwilling to study, and unwilling to make breakthroughs. (FPGA learning inherently has a bottleneck period for breakthroughs. This bottleneck period is very difficult. Often a small project may take several days to debug, even rewrite, and self-study. It inherently lacks the necessary external constraints. If there are no more Perseverance, without the courage to challenge difficulties, it will be really difficult to learn).

4. Project requirements: I found that some of our series of tutorials just meet the project requirements. (This type of user has a strong purpose in learning, and only cares about what he needs, and has no time to take into account a lot of basic content and foreshadowing. As a result, he did not learn the previous ones and could not keep up with many subsequent knowledge points, which are related to other projects. (You can’t digest the lessons)

The master leads you in. It depends on the individual’s practice. When we hold on-site training classes, all the content we teach is recorded in the video. When you watch the video for self-study and participate in our offline training classes, you will hear and see exactly the same content. The trainees are in a centralized environment and study intensively within a concentrated period of time without any distractions. So after 7 weeks, everyone has learned and can write and debug code independently. The most difficult thing about offline self-study is persistence and concentration. Therefore, whether you can learn it depends not on how good the tutorial is, but on the determination and perseverance of the learner.

I hope everyone will study hard and ask questions if you have any.


Unfold ↓

You Might Like

Recommended Posts

When transferring files via the serial port, how does the receiver know that the transfer is complete?
The file is a binary file compiled by the compiler of the project you built. There is only a useless "0000H" at the end of the file. Of course, it cannot be used to judge, because there are many "0000
xurong1124 Embedded System
Android porting process on Flying S3C6410
Android, porting This post was last edited by Feiling Embedded on 2010-4-29 08:38 For information on TE6410, please follow www.witech.com.cn 1. Install the Linux environment Install the Ubuntu Linux s
旁听者 Embedded System
Talking about active filters - state variable filters and switched capacitor filters
[b][color=#5e7384]This content is originally created by EEWORLD forum user [size=3]gmchen[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and ind
gmchen Analog electronics
Scanning gun swing mirror circuit based on lm324
How to use lm324 to realize the mirror swing of barcode scanner
deng666 TI Technology Forum
Share: About TYPE-C full-function solutions and applications (fast charging 12V+HDMI+USB)
[i=s]This post was last edited by qwqwqw2088 on 2018-11-4 09:46[/i] [size=4]Hello everyone! Does anyone have an application diagram of TI's TYPE-C full-function solution? [/size] [size=4] The function
qwqwqw2088 Analogue and Mixed Signal
【POV based on R7F0C809】DIY software development environment installation
This DIY activity is almost done, and I have started to post some of the previous records. [POV based on R7F0C809] DIY Part 1: Software Development Environment Installation Use the official latest ver
tziang Renesas Electronics MCUs

推荐文章

国产FPGA SOC双目视觉处理系统开发实例-米尔安路DR1M90开发板 2025年02月20日
1.系统架构解析 本系统基于米尔MYC-YM90X核心板构建,基于安路飞龙DR1M90处理器,搭载安路DR1 FPGA SOC 创新型异构计算平台,充分发挥其双核Cortex-A35处理器与可编程逻辑(PL)单元的协同优势。通过AXI4-Stream总线构建的高速数据通道(峰值带宽可达12.8GB/s),实现ARM与FPGA间的纳秒级(ns)延迟交互,较传统方案提升了...
FPGA和数据溯源保障AI安全 2025年02月20日
数据几乎支撑着当今世界的方方面面,而生成、处理、共享或以其他方式处理的数据量也在逐年增加。据估计, 全球90%的数据都是在过去两年中产生的,超过80%的组织预计将在2025年管理ZB级别的数据,仅在2024年就会产生了147 ZB数据 。从这个角度看,如果一粒米是一个字节,那么一ZB的米就可以覆盖整个地球表面几米厚。 数据爆炸意味着它能提供更有价值的洞察力,但同时也增加...
英特尔FPGA部门Altera或易主私募基金 2025年02月19日
近日,彭博社传出一则重磅消息,私募股权领域的佼佼者银湖管理公司(Silver Lake Management)正与半导体巨头英特尔公司就一项重大交易展开独家谈判。银湖资本有意收购英特尔可编程芯片部门Altera的多数股权,目前谈判已步入后期阶段,然而,具体的持股比例仍在商讨之中,尚未最终落定。这场谈判充满变数,存在推迟甚至失败的可能性,鉴于此,英特尔和银湖资本的发言人都对相关...
全球唯一带C-PHY+Serdes硬核FPGA方案,正式发布 2025年02月19日
要说带 MIPI C-PHY硬核的高性能FPGA开发板 ,目前全球还真的只此一家。 其他类似竞品,要么是软的,要么性能不足,因此当之无愧。 如果 C-PHY + D-PHY + 1333M DDR3 + 12.5G Serdes ,那就非常有意思了! 如下是产品介绍: 2024年上,高云半导体发布了最新22nm先进工艺的60K高性能FPGA: Arora-...

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号