• You can log in to your eeworld account to continue watching:
  • Level Logic_ The Reduce-Expand-Irredundant Optimization Loop
  • Login
  • Duration:13 minutes and 6 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

The application cannot be debugged under EVC, I am so anxious!
Under EVC, I used the emulator of the STANDARD SDK and built a simple dialog-based application. When I set breakpoints, it runs very slowly. Each time I press F10, it takes about 10 seconds. This is t
shiftwu Embedded System
【Silicon Labs Development Kit Review】+ PWM Example Test
After successfully installing Simplicity Studio V5, I still took a lot of detours and spent a few days. The main reason was probably that the network in the environment was not very good, which was pr
kit7828 Development Kits Review Area
Porter-3: Will this topology work?
Support this section and be a happy porter. I saw a new topology, but I don’t quite understand how it works. Let’s discuss it.
不亦心 Circuit Observation Room
[Awards Given] Engineers, it's time to show off your sports equipment!
[size=4]When it comes to sports, how can we miss various sports equipment. [color=#0000ff]Such as: [/color] [color=#8b0000]Yoga mats, yoga balls, and yoga bricks used by girls for yoga; [/color] [colo
okhxyyo Talking
When the polarity of the thermocouple compensation wire is reversed, will the instrument display value increase or decrease?
[color=rgb(102, 102, 102)][font=SimSun][size=14px]This article analyzes ten cases of incorrect use of thermocouple compensation wires in industrial sites, and shares with you the correct use of thermo
yunrun Industrial Control Electronics
Questions about filter capacitors connected in parallel with the power supply
Usually, when the VCC terminal of the chip is connected to the power supply, a capacitor needs to be connected in parallel and the other end of the capacitor needs to be grounded. This is said to be u
FAKDZY Discrete Device

Recommended Content

Hot VideosMore

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号