• You can log in to your eeworld account to continue watching:
  • Multilevel Logic_ Role of Kernels and Co-Kernels in Factoring
  • Login
  • Duration:14 minutes and 49 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

CC2541 closing serial port problem
When debugging low power consumption, it is best to close the serial port and modify the macro: HAL_UART=FALSEHAL_UART_DMA=1HAL_UART_ISR=0HAL_UART_TX_BY_ISR=1 However, after the modification, a compil
Aguilera Wireless Connectivity
NXP LPC1768 BMW Development Board Chapter 11 DAC (direct output and DMA transmission)
[i=s] This post was last edited by Wangbao Electronics on 2015-1-30 10:17[/i] [b][font=宋体][size=14pt]Chapter 11 BMW 1768——DAC (Direct Output and DMA Transmission)[/font][/size][/font][/b][font=宋体][siz
旺宝电子 NXP MCU
How to accurately measure high-frequency signals of tens of MHz using an oscilloscope
Theoretically, the measurable bandwidth of Puyuan DS1052E oscilloscope + 100MHz probe is BW=1/sqrt((1/50)^2+(1/100)^2), which is about 44.72MHz. This is the case when using an oscilloscope probe and s
my_love_dream Analog electronics
Let's talk about the conflict between PWM interrupt and SCI interrupt again. Let's see what the problem is with such a program (program attached)?
I would like to ask you again, I have a conflict problem when running PWM interrupt and SCI interrupt in dsp2407 C environment programming. I have read the program for a long time, but I really have n
jgj Analogue and Mixed Signal
How many CLOCKs does one instruction of STM32 use?
I just came across STM32, which is based on the Cortex-M3 core. How many CLOCKs does one instruction use? [[i] This post was last edited by a868247 on 2012-6-29 17:18 [/i]]
a868247 stm32/stm8
Share DSP C language IIR filter program source code
[size=4]#include [/size] [size=4]#include [/size] [size=4]#include "fdacoefs.h"[/size] [size=4] [/size] [size=4]//*********************************************[/size] [size=4]//fs=1000000,fpass=10000,
fish001 DSP and ARM Processors

Recommended Content

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号