• You can log in to your eeworld account to continue watching:
  • Boolean Constraint Propagation (BCP) for SAT
  • Login
  • Duration:17 minutes and 56 seconds
  • Date:2021/08/15
  • Uploader:木犯001号
Introduction
keywords: integrated circuit
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

How do people design these complex chips? Answer: A series of computer-aided design (CAD) tools provide an abstract description of the chip and gradually refine it to the final design. This course focuses on the main design tools used when building application-specific integrated circuit (ASIC) or system-on-chip (SoC) designs.

Unfold ↓

You Might Like

Recommended Posts

What do you think of knockoff mobile phones? Feel free to express your opinions.
I've recently taken a look at a few HTC copycat phones, but I'm not sure if they're usable. Most of them are in Shenzhen, so I can only buy them online. I'm afraid they won't work. What do you think o
lixiaohai8211 Talking
About the installation of packet sniffer software
The installation of the packet sniffer capture tool always fails, and the prompt is as shown in the figure. Does anyone know what the reason is?
c山水 RF/Wirelessly
In addition to iMPACT, are there any other third-party configuration tools?
In addition to iMPACT integrated in ISE, are there any third-party tools that can be used to configure flash? I recently made a board, and there is a line between the flash and the FPGA that does not
eeleader FPGA/CPLD
Help: Does anyone have the online program for the DVCC-52S simulator?
If anyone has the online program of the DVCC-52S single-chip computer simulation experiment instrument produced by Qidong Computer Factory, please send me a copy. I would be very grateful!
zljzlj Embedded System
Help with protel circuit simulation
Friends, is there anyone who is proficient in using protel? I need your help. I have many problems in the simulation process. Please help! Thank you! QQ461907084 Thank you
xgd Analog electronics
Sugar Glider ⑤ Sugar Glider Health Monitoring System Based on RSL10--Project Introduction
[i=s]This post was last edited by justd0 on 2021-7-1 12:59[/i]Project BackgroundSugar gliders are an Australian marsupial. They have a furry coat, thin, pointed ears, big, round eyes, a light and peti
justd0 onsemi and Avnet IoT Innovation Design Competition

Recommended Content

Hot VideosMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号