qoistoochee128

STM32 Nucleo dual-axis stepper motor driver expansion board based on device L6470

X-NUCLEO-IHM02A1

Overview

The X-NUCLEO-IHM02A1 is a two axis stepper motor driver expansion board based on the L6470. It provides an affordable and easy-to-use solution for low voltage motor control driving for stepper motors in your STM32 Nucleo project.

The expansion board includes two L6470s, a fully-integrated micro stepping motor driver used to control stepper motors by means of high-end motion control commands received through SPI. It is capable of driving one or two stepper motors when plugged into an STM32 Nucleo board.
This board is equipped with Arduino UNO R3 connectors and the layout is also compatible with ST morpho connectors. One or more of these expansion boards can be plugged into an STM32 Nucleo board to control one or more stepper motors.
Each SPI peripheral of each L6470 is connected in a daisy chain configuration.

Main features

Operating voltage: 8 V - 45 V DC
7 A peak ouotput current (3 A rms) for each motor driver
Digital voltage supply is selectable (3.3 V or 5.0 V) by a 0 Ω resistor and is provided on main board
3.3 V digital voltage supply may be provided by:
- the STM32 Nucleo board
- the step-down monolithic power switching regulator soldered on the expansion board (through jumper selection, it can also be used to supply the STM32 Nucleo board
USART communication
- enables receiving of commands from a PC
- enables sending information to a PC
- Requires no dedicated cable; uses the Type A to Type Mini-B USB cable already used to supply the STM32 Nucleo board
SPI interface (may be connected in a daisy chain configuration)
Equipped with Arduino UNO R3 connectors
Layout compatible with ST morpho connectors
Five LEDs:
- 2 green, to indicate that each L6470 is powered
- 1 orange, to indicate that the digital voltage is on
- 1 yellow, to indicate when any L6470 is busy
- 1 red, to indicate when a fault condition occurs (step loss, OCD, thermal pre-warning or shutdown, UVLO, incorrect command, non-performable command) for any L6470
RoHS compliant

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-07 10:48:31

Basic salary + commission + bonus, please hire Linux Wince software and hardware cooperation experts
Industry PDA R&D and sales ARM7 ARM9 ARM11 hardware platform WINCE LINUX software platform QQ: 1459635026 Guangdong area is preferred.
SNMP protocol development
Now I want to implement the SNMP protocol on the switch. After reading some information, I am still confused and don't know how to start. Can anyone who has done it before please tell me what the spec
Software Phase-Locked Method of DSP2812
[size=3]1. Phase-locked loop The meaning of phase-locked loop is the automatic control of phase synchronization. The automatic control closed-loop system that can complete the phase synchronization of
C language word version (Tan Haoqiang)
Let’s study together.
Sell or exchange a xilinx spartan 3e board
I have a xilinx spartan 3e development board, the original one. Because the teacher gave me another board, this one has been idle for a long time. I can sell it or exchange it. If I sell it, I think 9
The single-chip microcomputer GD32 uses the on-chip DAM method to access the DDR3 memory via the EXMC interface, with FPGA bridging in the middle
The single-chip microcomputer GD32 is connected to the FPGA through its own bus EXMC, and the FPGA has an external DDR3 memory. In order to enable GD32 to quickly access DDR3, the DMA channel inside G

Datasheet More

Circuits More